NDLI: Distance constrained dimensionality reduction for parametric fault test generator

Content Provider	IEEE Xplore Digital Library
Author	Gomes, A.V. Chatterjee, A.
Copyright Year	2001
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA (Gomes, A.V.)
Abstract	Measurement of Parametric specifications like delay, power, gain, etc., is difficult, expensive and require specialized test instrumentation, as they are essentially analog in nature. Due to these problems, alternate tests are used to implicitly verify parametric specifications. For most nontrivial circuits, alternate test generation is a time-consuming and complex task. In this paper, we utilize a novel technique for fast exploration of the specification space to determine redundancy in specification tests prior to alternate test generation. If significant redundancies exist, a low dimensional embedding is determined to provide a target for the classification method operating on the alternate test measurements. The proposed method uses the same data that is generated by conventional tests, hence requiring minimal additional effort in data collection and can also be used on high dimensional data with complex nonlinear structure.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council
Starting Page	411
Ending Page	416
File Size	566095
Page Count	6
File Format	PDF
ISBN	0769513786
ISSN	10817735
DOI	10.1109/ATS.2001.990318
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-11-19
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Redundancy Costs Circuit faults Manufacturing Yield estimation Power generation Power engineering computing Power engineering and energy Power measurement
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pattern-directed circuit virtual partitioning for test power reduction

Test pattern generation and clock disabling for test time and power reduction

SoC Yield Improvement: Redundant Architectures to the Rescue?

Hierarchical parametric test metrics estimation: A ΣΔ converter BIST case study

Test vector generation for parametric path delay faults

Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?

Fault distinguishing pattern generation

Diagnostic Test Generation for Arbitrary Faults

Test Pattern Generation for Realistic Bridge Faults in CMOS ICs

Distance constrained dimensionality reduction for parametric fault test generator

Similar Documents

Pattern-directed circuit virtual partitioning for test power reduction

Test pattern generation and clock disabling for test time and power reduction

SoC Yield Improvement: Redundant Architectures to the Rescue?

Hierarchical parametric test metrics estimation: A ΣΔ converter BIST case study

Test vector generation for parametric path delay faults

Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?

Fault distinguishing pattern generation

Diagnostic Test Generation for Arbitrary Faults

Test Pattern Generation for Realistic Bridge Faults in CMOS ICs

Distance constrained dimensionality reduction for parametric fault test generator