NDLI: A 90nm Embedded Page Flash for EEPROM Replacement in System On Chip

Content Provider	IEEE Xplore Digital Library
Author	Conte, A. Matranga, G. De Costantini, D. Micciche, M. Ucciardello, C. Di Martino, A. Granata, F. Castagna, A. Zuliani, P. Gomiero, E. Annunziata, R. Devin, F.J. Acland, J. Sonzogni, J.
Copyright Year	2008
Description	Author affiliation: MMS-RD & FTM Adv. R&D Via Stradale Primosole, STMicroelectronics, Catania (Conte, A.; Matranga, G.; De Costantini, D.; Micciche, M.; Ucciardello, C.; Di Martino, A.; Granata, F.; Castagna, A.)
Abstract	Today, the most widely diffused and popular non volatile memory solutions for system on chip (SOC) are Flash and EEPROM. EEPROM is especially useful for applications not requiring a large amount of memory and strongly demanding for a very high number of W/E cycles in conjunction with capability to erase small amount of memory (word size) in a short time (few ms). On the other hand the Flash solution is more attractive for applications with higher amount of memory, not requiring erasing at word level. Focusing on the field of SIM Market (Smartcard for Telecom application), the trend today is to reduce cost while keeping almost the same amount of NVM memory, with the ROM size slightly increasing due to the introduction of new software features. This caused a price pressure and forced major SIM Suppliers in the reduction of NVM cell size. In this scenario EEPROM has been scaled down to the ultimate limit for 2T architecture, showing an evident difficulty in a further scaling down perspective. At the same time, the feature of ROM personalization is also a cost, and ROM replacement with NMV would be more than welcome. This paper illustrates a solution addressing both problems, with the adoption of a scalable Flash cell and a proper Memory Architecture integrated in 90 nm CMOS technology, first in the world for SIM applications.
Starting Page	28
Ending Page	30
File Size	753460
Page Count	3
File Format	PDF
ISBN	9781424415465
DOI	10.1109/NVSMW.2008.14
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-18
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	EPROM System-on-a-chip Read only memory Costs Nonvolatile memory CMOS technology Telecommunications Application software Computer architecture Memory architecture
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in