NDLI: A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates

Content Provider	IEEE Xplore Digital Library
Author	Babic, M. Krstic, M.
Copyright Year	2015
Description	Author affiliation: IHP, Frankfurt, Germany (Krstic, M.) \|\| BTU Cottbus-Senftenberg, Cottbus, Germany (Babic, M.)
Abstract	The objective of this paper is to propose a coarse model for coupling of switching noise through lightly doped substrates. This could be achieved by assuming a regular placement of substrate contacts in a digital aggressor. Additionally, an approximation of equal ground bounce in an entire digital aggressor is applied. The proposed model is aimed for use as an estimation before placement, i.e. Before knowing the exact layout details. Consequently, this model could be utilized as a guideline for determining the optimal floor planning of digital blocks with regards to substrate noise coupling to sensitive analog modules. Extraction code is written in MATLAB. Evaluation of the model has shown that reasonable accuracy of the estimation could be expected and that the proposed method could be used as a baseline for early exploration of substrate noise characteristics of the design.
Starting Page	217
Ending Page	222
File Size	215826
Page Count	6
File Format	PDF
ISBN	9781479967797
e-ISBN	9781479967803
DOI	10.1109/DDECS.2015.27
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-04-22
Publisher Place	Serbia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Substrates Noise Couplings Mathematical model Ports (Computers) Impedance Approximation methods estimation Switching noise lightly doped substrate modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling of substrate coupling noise in lightly doped mixed-signal ICs

3D hybrid modeling of substrate coupling noise in lightly doped mixed-signal ICs

A universal model for calculating capacitive and resistive coupling on lightly and heavily doped CMOS processes

Interconnection coupling on lightly doped substrate for millimeter wave frequencies

A compact $P^{+}$ contact resistance model for characterization of substrate coupling in modern lightly doped CMOS processes

Lumped elements model for substrate noise coupling

A scalable curve-fit model of the substrate coupling resistances for IC design

A novel noise mitigation deisgn for TSV-to-device coupling using power distribution network

A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4-GHz LNAs

A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates

Similar Documents

Modeling of substrate coupling noise in lightly doped mixed-signal ICs

3D hybrid modeling of substrate coupling noise in lightly doped mixed-signal ICs

A universal model for calculating capacitive and resistive coupling on lightly and heavily doped CMOS processes

Interconnection coupling on lightly doped substrate for millimeter wave frequencies

A compact $P^{+}$ contact resistance model for characterization of substrate coupling in modern lightly doped CMOS processes

Lumped elements model for substrate noise coupling

A scalable curve-fit model of the substrate coupling resistances for IC design

A novel noise mitigation deisgn for TSV-to-device coupling using power distribution network

A comparison of substrate noise coupling in lightly and heavily doped CMOS processes for 2.4-GHz LNAs

A Coarse Model for Estimation of Switching Noise Coupling in Lightly Doped Substrates