NDLI: Shortening SoC design time with new prototyping flow on reconfigurable platform

Please wait, while we are loading the content...

2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS)

2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)

2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS)

10th IEEE International NEWCAS Conference

2011 IEEE 9th International New Circuits and systems conference

Proceedings of the 8th IEEE International NEWCAS Conference 2010

2009 Joint IEEE North-East Workshop on Circuits and Systems and TAISA Conference

2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference

2007 IEEE Northeast Workshop on Circuits and Systems

2006 IEEE North-East Workshop on Circuits and Systems

The 3rd International IEEE-NEWCAS Conference, 2005.

State assignment for low-leakage finite state machines

A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays

A low-voltage low-noise CMOS instrumentation amplifier for portable medical monitoring systems

A 1-mW 2-GHz Q-enhanced LC bandpass filter for low-power RF applications

Implementation and error performance evaluation of an iterative decoding algorithm

Multiplexer-based binary incrementer/decrementers

Linearity enhancement in a configurable sigma-delta modulator

Optimized distributed processing of scaling factor in CORDIC

Multipath greedy algorithm for canonical representation of numbers in the double base number system

Minimization of delay sensitivity to process induced voltage threshold variations

Distortion in RF CMOS short channel low noise amplifiers

An alternate approach to modular multiplication for finite fields [GF (2/sup m/)] using Itoh Tsujii algorithm

A high precision and linearity differential capacitive sensor circuit dedicated to bioparticles detection

A 130nm partially depleted SOI technology menu for low-power applications

A fully reconfigurable controller dedicated to implantable recording devices

An FPGA implementation of an OFDM adaptive modulation system

Comparisons of different approaches of realizing IP block configuration in SystemC

Hardware implementation of large number multiplication by FFT with modular arithmetic

A systematic approach for design of broadband CMOS amplifiers

High-speed differential frequency-to-voltage converter

System integration of high voltage electrostatic MEMS actuators

A 1 V low-power low-noise DTMOS based class AB opamp

On the effect of clock jitter in IF and RF direct sampling systems

Wavelet-domain image denoising algorithm using series expansion of coefficient P.D.F. in terms of Hermite polynomials

Java-enabled low cost RF vector network analyzer

Adaptive scheduling for CDMA-based networks-on-chip

A high performance CABAC encoder

A low-power high-performance digital circuit for deep submicron technologies

Balancing scratchpad and cache in embedded systems for power and speed performance

Thread scheduling based on low-quality instruction prediction for simultaneous multithreaded processors

A two-mode interpolation error concealment MCI scheme

Ultra-wideband (UWB) communications systems: an overview

A 6.25Gb/s pipelined half-rate decision feedback equalizer for high speed backplane data communications

A 200 MSPS 10-bit pipelined ADC using digital calibration

Parallel hashing memories: an alternative to content addressable memories

Mapping multiplexers onto hard multipliers in FPGAs

A 1.6 GHz digital DLL for optical clock distribution

A VHDL-based technique for an accurate estimation of leakage power in digital CMOS circuits

Pull-in voltage calculations for MEMS sensors with cantilevered beams

Detailed routing with integrated static timing analysis applying simulated annealing

A capacitor-free feed-forward compensated single-stage merged topology fully-differential CMOS folded cascode amplifier

Power-constrained system-on-a-chip test scheduling using a genetic algorithm

S. M. Rezaul Hasan and Nazmul Ula

An optimized systolic array architecture for full search block matching algorithm and its implementation on FPGA chips

Logical path delay distribution and transistor sizing

Universal /spl mu/-power log-domain biquad based on bulk-driven MOSFET

The application of chaotic maps in image encryption

A 6-bit 2GSPS interpolated flash type CMOS A/D converter with a buffered DC reference and one-zero detecting encoder

Adaptive equalization of a communication channel in a non-Gaussian noise environment

VLSI implementation of bit-parallel word-serial multiplier in GF(2/sup 233/)

A fully differential VCO cell with active inductor load for GBPS serial links

Analysis of continuous-time oversampled sigma-delta modulator with excess loop delay

A novel architecture of a re-configurable parallel DSP processor

A 3-10 GHz 0.13/spl mu/m CMOS body effect reuse LNA for UWB applications

Proportionate NLMS with orthogonal correction factors for stereophonic acoustic echo cancellation

Integration of MEMS with a SoC in a microrobot

Shortening SoC design time with new prototyping flow on reconfigurable platform

On-chip analog floating-gate array programming in a submicron standard CMOS process using high voltage charge pumps

Design of current-mode digital-to-analog converter in hybrid architecture

FPGA implementation of FIR filter with smallest processor

Current status and trends of CMOS low voltage low power wireless IC designs

A CMOS direct down-converter with outstanding dynamic range performances

Reconfigurable receiver approach for 4G terminals and beyond

An Integrated DVD_T Tuner

Radio frequency CMOS integrated circuits for low power transceiver applications

Integrated low-voltage pulse width modulation circuit using CMOS processes

Design and analysis of planar and lattice electrostatic comb drive actuators

Model driven engineering for SoC co-design

The rapid prototyping SoC co-design of a proprietary key agreement protocol

On integrated CMOS-MEMS system-on-chip

Design, analysis and measurement of a new dual-band compact hybrid resonator antenna

Tunable microwave device: status and perspective

High speed ADCs dedicated for wideband wireless receivers

On the implementation of a multi-equalizer

Area-efficient advanced multiuser WCDMA receiver

A class of selective band-pass CNN linear filters

Multiple gateway environment for tracking mobile hosts in mobile IP networks

A circuit technique to improve phase-locked loop charge pump current matching

Feasibility of a digital design flow of an asynchronous BCJR/MAP convolutional channel decoder

A new wavelet-based method for despeckling SAR images

Analog ICs simulations using space charge waves in two-valley semiconductor films

Adaptive harmonic balance analysis of oscillators using multiple time scales

A programmable DSP core for baseband processing

Optimal permutation and spacing for unbiased random, counter, and instruction address buses

A practical approach to phase noise estimation in reflection microwave oscillators

A fully-integrated dual-band VCO with power controlled by body voltage in 130nm CMOS/SOI

Design and implementation of a reconfigurable architecture for (528, 518) Reed-Solomon codec IP

A new topology for power control of high efficiency class-E power amplifier

Integrated wide-band FSK demodulator based on ISPD PLL using a new model of an inverse sine function circuit

New designs of signed multipliers

An alternative approach for generating linear-phase FIR filters from IIR-like filter blocks in cascade

A versatile memory-interface architecture for enhancing performance of video applications

A low voltage CMOS bandgap reference

A hardware architecture for the generation of /spl omega/NAF random integers

Scheduling of DSP algorithms onto heterogeneous multiprocessors with inter-processor communication

Effect of statistical clock skew variations on chip timing yield

Compensation for within-die variations in dynamic logic by using body-bias

A Cartesian feedback feasibility study for a zero-IF WCDMA transmitter handset IC

Circuit techniques for a 2 GHz AMBA AHB bus

Automatically retargetable pre-processor and assembler generation for ASIPs

A high-speed driver for current-programmed active-matrix OLED displays

Substrate noise coupling effect characterization for RF CMOS LC VCOs

The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004.

Shortening SoC design time with new prototyping flow on reconfigurable platform

Content Provider	IEEE Xplore Digital Library
Author	Rousseau, F. Sasongko, A. Jerraya, A.A.
Copyright Year	2005
Description	Author affiliation: TIMA Lab, Grenoble, France (Rousseau, F.; Sasongko, A.; Jerraya, A.A.)
Abstract	A modern SoC contains complex hardware components and a huge amount of software. These software parts, including the operating system, become so complex that their validation and debug is not feasible anymore by classical ISS based simulation approaches. Hardware prototypes are built to allow early software development and hardware-software integration. However the development of an application specific prototype takes a lot of time and effort. In this paper, we present an efficient approach for complex SoC prototyping on reconfigurable prototyping platform. This method provides all advantages of hardware prototyping solutions, but it avoids the time and cost required to build an application specific prototype.
Starting Page	207
Ending Page	210
File Size	307696
Page Count	4
File Format	PDF
ISBN	0780389344
DOI	10.1109/NEWCAS.2005.1496713
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-22
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prototypes Hardware Software prototyping Application software Software debugging Programming Communication networks Buildings Operating systems Computer architecture
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in