NDLI: Decentralized run-time recovery mechanism for transient and permanent hardware faults for space-borne FPGA-based computing systems

Content Provider	IEEE Xplore Digital Library
Author	Dumitriu, V. Kirischian, L. Kirischian, V.
Copyright Year	2014
Description	Author affiliation: Dept. of Electical & Comput. Eng., Ryerson Univ., Toronto, ON, Canada (Dumitriu, V.; Kirischian, L.) \|\| MDA Space Missions, Brampton, ON, Canada (Kirischian, V.)
Abstract	One of the most important problems for mission critical space-borne computing systems employing FPGA devices is fault tolerance to transient and permanent hardware faults. In many cases, the ability for run-time self-recovery from such faults is a vital feature. This paper presents a method and mechanism for run-time recovery of FPGA-based System-on-Chip (SoC) based on Collaborative Macro-Function Units (CMFUs). Each CMFU consist of a macro-function specific data-path, control unit and circuits providing self-integration, self-synchronization and self-recovery functions for the CMFU, without centralized control. The proposed mechanism allows run-time scrubbing or relocation of faulty components of the SoC providing much higher flexibility and reliability of the system. This mechanism was implemented and tested on a Xilinx Kintex-7 FPGA platform. It was determined that the proposed approach can provide seamless run-time recovery for pipelined SoCs, while being transparent to the application.
Sponsorship	Soc. Adapt. Evolvable Hardw. Syst. (ADEVO)
Starting Page	47
Ending Page	54
File Size	464557
Page Count	8
File Format	PDF
ISBN	9781479953561
DOI	10.1109/AHS.2014.6880157
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-07-14
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Field programmable gate arrays Transient analysis Hardware System-on-chip IP networks Built-in self-test space-borne FPGA systems fault-tolerance reconfigurable computing self-recovery
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A framework for adaptive reconfigurable space-borne computing platforms for run-time self-recovery from transient and permanent hardware faults

Run-Time Reconfigurable Built-in-Self-Test

A novel FPGA Architecture with Built-in Error Correction

Online Fault Tolerance for FPGA Logic Blocks

Configuration self-test in FPGA-based reconfigurable systems

Transient and permanent fault diagnosis for FPGA-based TMR systems

Fast run-time fault location in dependable FPGA-based applications

Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems

Tunable fault tolerance for runtime reconfigurable architectures

Decentralized run-time recovery mechanism for transient and permanent hardware faults for space-borne FPGA-based computing systems

Similar Documents

A framework for adaptive reconfigurable space-borne computing platforms for run-time self-recovery from transient and permanent hardware faults

Run-Time Reconfigurable Built-in-Self-Test

A novel FPGA Architecture with Built-in Error Correction

Online Fault Tolerance for FPGA Logic Blocks

Configuration self-test in FPGA-based reconfigurable systems

Transient and permanent fault diagnosis for FPGA-based TMR systems

Fast run-time fault location in dependable FPGA-based applications

Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems

Tunable fault tolerance for runtime reconfigurable architectures

Decentralized run-time recovery mechanism for transient and permanent hardware faults for space-borne FPGA-based computing systems