NDLI: A Hybrid Engine for the Placement of Domain-Specific Reconfigurable Arrays

Content Provider	IEEE Xplore Digital Library
Author	Wing On Fung Arslan, T. Khawam, S.
Copyright Year	2007
Description	Author affiliation: Univ. of Edinburgh, Edinburgh (Wing On Fung; Arslan, T.; Khawam, S.)
Abstract	Rapid-prototyping of commercial devices and the demanding requirements for flexible hardware in mobile applications have driven the raise of reconfigurable hardware. The adaptation of CAD design tool is essential for the development of these arrays. While the performance of conventional FPGAs is limited by their predefined architecture, domain- specific reconfigurable arrays target a set of similar applications and their architectures can be tailored to maximize performance within the domain. This paper describes the placement problem for such arrays. It reviews the difficulties encountered implementing genetic algorithm based placement in a previous attempt and presents a hybrid approach by combining genetic algorithm and simulated annealing. The placement algorithm took account of wirelength, pin locations of each block and aims to minimise the total routing resource of the target circuits. It was successfully tested against two set of domain-specific architectures implementing DCT and Algebraic Codebook Search. Its performance was also accessed against five large benchmark circuits in the literature and the results shows significant improvement over the previous approach.
Starting Page	519
Ending Page	528
File Size	2113587
Page Count	10
File Format	PDF
ISBN	9780769528663
DOI	10.1109/AHS.2007.5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-08-05
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Engines Hardware Genetic algorithms Design automation Adaptive arrays Field programmable gate arrays Circuit simulation Simulated annealing Routing Circuit testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in