NDLI: Combining TDMA with Slotted Aloha for delay constrained traffic over lossy links

Content Provider	IEEE Xplore Digital Library
Author	Haibo Zhang Albert, M. Willig, A.
Copyright Year	2012
Description	Author affiliation: Department of Computer Science, University of Otago, Dunedin, New Zealand (Haibo Zhang; Albert, M.) \|\| Department of Computer Science and Software Engineering, University of Canterbury, New Zealand (Willig, A.)
Abstract	Reliability and real-timeliness of wireless communications are the major concerns that hamper the wide deployment of wireless technologies for mission- and time-critical applications. This paper investigates the problem of maximizing transmission reliability of delay constrained traffic in a single-hop network by exploring the advantages of TDMA and Slotted Aloha. In our scheme, each time slot is either exclusively allocated to a dedicated node or shared by a group of nodes. All nodes sharing the same time slot operate based on the Slotted Aloha protocol. The key problem we address is: given a delay constraint, how to construct the transmission schedule by allocating the dedicated and shared slots in such a way that the probability that all packets are received at the destination is maximized. We show that the optimal schedules have some good structures, and propose both optimal and heuristic scheduling schemes. Numerical simulation results demonstrate that our schemes significantly outperform the traditional TDMA scheduling scheme in which time slots are all exclusively allocated. Moreover, our heuristic scheme can construct schedules with success probability coming very close to the optimal schedules at much more modest computational cost.
Starting Page	701
Ending Page	706
File Size	175788
Page Count	6
File Format	PDF
ISBN	9781467318716
e-ISBN	9781467318723
e-ISBN	9781467318709
DOI	10.1109/ICARCV.2012.6485243
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-05
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Schedules Optimal scheduling Silicon Time division multiple access Job shop scheduling Delays Reliability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in