NDLI: Internet booster: A networked HW/SW complex system and its application to HI-performance web application

Content Provider	IEEE Xplore Digital Library
Author	Tamukoh, H. Hanai, K. Kurogi, R. Matsushita, S. Watanabe, M. Kobayashi, Y. Sekine, M.
Copyright Year	2010
Description	Author affiliation: Tokyo Systems Laboratories, Inc., 1-21 Nishi-Shinjuku, Shinjuku-Ku, 160-0023 Japan (Watanabe, M.) \|\| Institute of Symbiotic Science and Technology, Tokyo University of Agriculture and Technology, 27-24-16 Nakamachi, Koganei-Shi, 183-8509 Japan (Tamukoh, H.; Hanai, K.; Kurogi, R.; Kobayashi, Y.; Sekine, M.) \|\| School of Computer Science, Tokyo University of Technology, 1404-1 Katakuramachi, Hachiohji-Shi, 192-0982 Japan (Matsushita, S.)
Abstract	An internet booster (IB) based on a networked hw/sw complex system is presented. The key-idea of IB is obtaining relevant WEB applications virtual hardware circuit through internet; just as same as downloading general WEB applications specific software from the server. The downloaded virtual hardware circuit is realized into an FPGA and cooperates with server's application which is also constructed with FPGA. In order to realize IB, the networked hw/sw complex system is proposed which provides remote FPGA reconfiguration and handshake mechanism between FPGAs over the internet. In this paper, we implement WEB application as IB; where the WEB application performs real time compression, transferring and extension of video. Experimental results show that we succeed in downloading virtual hardware circuit, dynamic reconfiguration and remote operation over the internet. Besides, we also achieved full-color VGA size (24bits RGB, 640×480 pixels) video streaming with 20 frames per second using a wavelet transfer based virtual video codec. The result leads that the proposed networked hw/sw complex system and IB can provide a new WEB application program environment which features both the hispeed of hardware and the flexibility of software.
Starting Page	1
Ending Page	6
File Size	605868
Page Count	6
File Format	PDF
ISBN	9781424496730
ISSN	21544824
e-ISBN	9781889335421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-19
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	TSI Press
Subject Keyword	Field programmable gate arrays Internet Software Servers Decoding Hardware Streaming media video codec hardware/software complex system web application FPGA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of networked hw/sw complex system using hardware object model and its application

USHA: Unified software and hardware architecture for video decoding

Feature Points Based Video Object Tracking for Dynamic Scenes and Its FPGA System Prototyping

Decimal addition in FPGA

Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign

Reliable Networked Reconfiguration of FPGAs with HW/SW Co-design Architecture

A HW/SW Co-Verification Technique for Field Programmable Gate Array (FPGA) Test

Virtual Java/FPGA interface for networked reconfiguration

A high-level pipelined FPGA based DCT for video coding applications

Internet booster: A networked HW/SW complex system and its application to HI-performance web application

Similar Documents

Design of networked hw/sw complex system using hardware object model and its application

USHA: Unified software and hardware architecture for video decoding

Feature Points Based Video Object Tracking for Dynamic Scenes and Its FPGA System Prototyping

Decimal addition in FPGA

Lossless Hyperspectral Image Compression System-Based on HW/SW Codesign

Reliable Networked Reconfiguration of FPGAs with HW/SW Co-design Architecture

A HW/SW Co-Verification Technique for Field Programmable Gate Array (FPGA) Test

Virtual Java/FPGA interface for networked reconfiguration

A high-level pipelined FPGA based DCT for video coding applications

Internet booster: A networked HW/SW complex system and its application to HI-performance web application