NDLI: A 25 GHz CMOS phased array receiver front-end based on subsector beam steering technique

Content Provider	IEEE Xplore Digital Library
Author	Ting-Yueh Chin Sheng-Fuh Chang Chia-Chan Chang Jen-Chieh Wu
Copyright Year	2009
Description	Author affiliation: Department of Electrical Engineering, Department of Communications Engineering, Center for Telecommunication Research, National Chung Cheng University, Chiayi, 621, Taiwan (Ting-Yueh Chin; Sheng-Fuh Chang; Chia-Chan Chang; Jen-Chieh Wu)
Abstract	A 25-GHz CMOS phased array receiver front-end with full-range beam steering is presented. The entire beam steering range is divided into five subsectors, where in each subsector the receive beam is steered by vector distribution and weighted vector combination of the received signals from array antennas. Such architecture has lower circuit complexity and less power consumption because no complicated full-range variable phase shifters and multiphase voltage-controlled oscillators, challenging in CMOS technology, are required. The implemented 0 13 μm CMOS phased array MMIC consumes lower than 30 mW and takes only a small area of 1.43 $mm^{2}.$ The measured array factors at various incident angles are demonstrated. It has 10–12 dB measured power gain and 9–10.5 dB noise figure in 24.5–26 GHz.
Starting Page	261
Ending Page	264
File Size	875763
Page Count	4
File Format	PDF
ISBN	9781424444335
DOI	10.1109/ASSCC.2009.5357263
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-16
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phased arrays Beam steering CMOS technology Antenna arrays Receiving antennas Complexity theory Energy consumption Phase shifters Voltage-controlled oscillators MMICs phased array beam steering beamforming Butler matrix phase inverter
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in