NDLI: A CMOS vision sensor with on-the-fly histogram equalization using TFS encoding and AER read-out

Content Provider	IEEE Xplore Digital Library
Author	Chen Shoushun Bermak, A. Martinez, D.
Copyright Year	2005
Description	Author affiliation: EEE Dept., Hong Kong Univ. of Sci. & Technol., Kowloon (Chen Shoushun; Bermak, A.)
Abstract	This paper presents a CMOS vision sensor performing image capture and on-chip histogram equalization. Both image capture and the processing are based on time-to-first spike encoding combined with address event representation (AER) read-out scheme. The proposed approach not only provides a compact and efficient VLSI implementation but also eliminates voltage/current domain analog processing and hence provides immunity to dynamic range reduction caused by low voltage operation in advanced sub-micron technologies. The pixel values are read-out using an asynchronous handshaking type of read-out while the processing is carried out using simple and yet robust digital timer occupying a very small silicon area (0.1 times $0.6mm^{2}$ in 0.35mum CMOS). Low power operation (10nA per pixel) is achieved since the pixels are only allowed to switch once per frame and only active pixels are allowed to asynchronously access the bus. The prototype was implemented in 0.35mum CMOS technology with a silicon area of 3.1 times $3.2mm^{2}$
Sponsorship	IEEE SSC
Starting Page	433
Ending Page	436
File Size	590881
Page Count	4
File Format	PDF
ISBN	0780391624
DOI	10.1109/ASSCC.2005.251758
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-01
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Histograms Encoding CMOS image sensors CMOS technology Silicon Switches Image coding Very large scale integration Voltage Dynamic range
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization

Histogram-Equalization based Adaptive Image Sensor for real-time Vision

A 120-dB Dynamic Range CMOS Image Sensor with Programmable Power Responsivity

Wide dynamic range snapshot APS for ultra low-power applications

Extending the dynamic range of linear CMOS sensors

A contrast enhancement method using dynamic range separate histogram equalization

Low level segmentation using CMOS smart hexagonal image sensor

A CMOS silicon VLSI optical sensor

Biologically inspired image sensor/processor architecture with 2D cellular neural network for vision

A CMOS vision sensor with on-the-fly histogram equalization using TFS encoding and AER read-out

Similar Documents

Arbitrated Time-to-First Spike CMOS Image Sensor With On-Chip Histogram Equalization

Histogram-Equalization based Adaptive Image Sensor for real-time Vision

A 120-dB Dynamic Range CMOS Image Sensor with Programmable Power Responsivity

Wide dynamic range snapshot APS for ultra low-power applications

Extending the dynamic range of linear CMOS sensors

A contrast enhancement method using dynamic range separate histogram equalization

Low level segmentation using CMOS smart hexagonal image sensor

A CMOS silicon VLSI optical sensor

Biologically inspired image sensor/processor architecture with 2D cellular neural network for vision

A CMOS vision sensor with on-the-fly histogram equalization using TFS encoding and AER read-out