NDLI: Theoretical Analysis and Implementation of a Variable Gain Even Harmonic Mixer

Content Provider	IEEE Xplore Digital Library
Author	Jian-Yu Hsieh Shuenn-Yuh Lee
Copyright Year	2007
Description	Author affiliation: Nat. Chung-Cheng Univ., Ming-Hsiung (Jian-Yu Hsieh; Shuenn-Yuh Lee)
Abstract	This paper presents a new topology of variable gain even harmonic mixer (VGEHM) for IEEE 802.11 a, which includes a proposed NMOS double frequency circuit (DFC) and a PMOS active load (AL) topology. The proposed NMOS DFC can immunize the DC offset and increase isolation. The AL is used to increase gain and achieve wide-gain variation. In this paper, theoretical analyses of conversion gain and linearity have been described in detail. The proposed mixer is implemented in TSMC CMOS 0.18 mum process to evaluate its performance. The measured results, according to RF of 5.25 GHz and IF of 800 KHz, show the isolation of 57.35 dB between RF and LO, and the variable conversion gain between -28.02 dB and 6.21 dB. Meanwhile, the high linearity is also achieved by referring to input compression point $(IIP_{IdB})$ of -16 dBm, input second order intercept point (IIP2) of 17.66 dBm, input third order intercept point $(IIP_{3})$ of -3.945 dBm. Besides, low power dissipation of 7.2 mW without buffer for 1.8 V supply voltage is also achieved.
Starting Page	1
Ending Page	4
File Size	4027766
Page Count	4
File Format	PDF
ISBN	1424405823
DOI	10.1109/VDAT.2007.372760
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-25
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Harmonic analysis Circuit topology MOS devices Digital-to-frequency converters Linearity Radio frequency Mixers CMOS process Gain measurement Power dissipation AL IEEE 802.11aa VGEHM DFC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A high performance CMOS even harmonic mixer with a LC resonant circuit

A low power 0.18μm CMOS even-harmonic mixer

Design and analysis of a CMOS even harmonic mixer with current reuse circuits

Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers

A 2.4GHz 0.18µm-CMOS sub-harmonic mixer for direct-down conversion receivers

0.25 μm CMOS resistive ring subthreshold mixer

A CMOS even harmonic mixer with current reuse for low power applications

A Novel Low Voltage and Low Power 0.18-μm Inductor-less CMOS Even-Harmonic Mixer

A Low Power 2.4GHz Double-Balanced CMOS Sub-harmonic Mixer

Theoretical Analysis and Implementation of a Variable Gain Even Harmonic Mixer

Similar Documents

A high performance CMOS even harmonic mixer with a LC resonant circuit

A low power 0.18μm CMOS even-harmonic mixer

Design and analysis of a CMOS even harmonic mixer with current reuse circuits

Analysis and implementation of a CMOS even harmonic mixer with current reuse for heterodyne/direct conversion receivers

A 2.4GHz 0.18µm-CMOS sub-harmonic mixer for direct-down conversion receivers

0.25 μm CMOS resistive ring subthreshold mixer

A CMOS even harmonic mixer with current reuse for low power applications

A Novel Low Voltage and Low Power 0.18-μm Inductor-less CMOS Even-Harmonic Mixer

A Low Power 2.4GHz Double-Balanced CMOS Sub-harmonic Mixer

Theoretical Analysis and Implementation of a Variable Gain Even Harmonic Mixer