NDLI: DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS

Content Provider	IEEE Xplore Digital Library
Author	Roca, A. Flich, J. Dimitrakopoulos, G.
Copyright Year	2012
Description	Author affiliation: Parallel Architectures Lab (GAP), Universitat Politècnica de València, Spain (Roca, A.; Flich, J.) \|\| Electrical and Computer Engineering Dept., Democritus University of Thrace, Greece (Dimitrakopoulos, G.)
Abstract	Networks-on-FPGA consist of a network of switches connected with point-to-point links and can cover sufficiently the communication needs of complex systems implemented on FPGA platforms. The efficient implementation of such networks requires the appropriate tuning of their components to the characteristics of the FPGA's logic and memory resources. In this paper, we present a distributed switch architecture that exploits in the best way the structure of the FPGA and achieves significant area/delay savings when compared to baseline switch architectures; more than 50% increase in operating frequency is achieved for similar area. The proposed switch operates as an elastic pipeline and can be spread throughout the FPGA chip irrespective the topology of the network and without limiting the placement options of the corresponding EDA tools.
Starting Page	394
Ending Page	399
File Size	592114
Page Count	6
File Format	PDF
ISBN	9781467322577
e-ISBN	9781467322560
e-ISBN	9781467322553
DOI	10.1109/FPL.2012.6339135
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-08-29
Publisher Place	Norway
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Field programmable gate arrays Delay Random access memory Pipelines Multiplexing Organizations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power reconfigurable FPGA based on SRAM

Energy efficient architecture for matrix multiplication on FPGAs

Novel switch block architecture using non-volatile functional pass-gate for multi-context FPGAs

Desa: Distributed elastic switch architecture for efficient networks-on-fpgas

3D FFT for FPGAs

GMS: Generic memristive structure for non-volatile FPGAs

Look-up table leakage reduction for FPGAs

Switch Block Architecture for Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals

An FPGA Based Memory Efficient Shared Buffer Implementation

DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS

Similar Documents

Low power reconfigurable FPGA based on SRAM

Energy efficient architecture for matrix multiplication on FPGAs

Novel switch block architecture using non-volatile functional pass-gate for multi-context FPGAs

Desa: Distributed elastic switch architecture for efficient networks-on-fpgas

3D FFT for FPGAs

GMS: Generic memristive structure for non-volatile FPGAs

Look-up table leakage reduction for FPGAs

Switch Block Architecture for Multi-Context FPGAs Using Hybrid Multiple-Valued/Binary Context Switching Signals

An FPGA Based Memory Efficient Shared Buffer Implementation

DESA: Distributed Elastic Switch Architecture for efficient networks-on-FPGAS