NDLI: Coarse and fine-grained monitoring and reconfiguration for energy-efficient NoCs

Content Provider	IEEE Xplore Digital Library
Author	Liang Guang Nigussie, E. Plosila, J. Isoaho, J. Tenhunen, H.
Copyright Year	2012
Description	Author affiliation: University of Turku, Finland (Liang Guang; Nigussie, E.; Plosila, J.; Isoaho, J.) \|\| Royal Institute of Technology, Sweden (Tenhunen, H.)
Abstract	Comparative evaluations of centralized, clustered and distributed architectures, for energy management in NoCs, are presented. The paper starts with the systematic examination of the monitoring, decision-making, and reconfiguration processes in building coarse and fine-grained self-adaptation architectures. With examining the physical support in modern technology, network-wide, cluster-wide and per-node energy-management architectures on NoCs are presented, utilizing either voltage regulators or multiple on-chip power delivery networks (MPNs). To identify the effectiveness and efficiency of energy-performance tradeoffs, extensive quantitative simulations are performed with various temporal and spatially changing traffics. Based on the results, we can first observe that the centralized architecture can not adapt to the traffic's spatial locality for effective energy-performance tradeoff. Second, the distributed energy management has the lowest energy-delay product mostly attributed to the fast voltage switching of MPNs, while the synchronization incurs noticeable energy overhead. The clustered architecture, last but not least, is a suitable alternative when the advanced MPN technology is not available. It has low energy and energy-delay product, with very small energy overhead from the monitoring communication.
Starting Page	1
Ending Page	7
File Size	288378
Page Count	7
File Format	PDF
ISBN	9781467328951
e-ISBN	9781467328968
e-ISBN	9781467328944
DOI	10.1109/ISSoC.2012.6376351
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-10
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Monitoring Decision making Switches Synchronization Erbium Voltage control Buildings
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V

Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures (2009).

Making fine-grained and coarse-grained sense (2005).

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells

Delay hidden techniques based on configuration contexts reuse and differential reconfiguration in coarse-grained reconfigurable processor

Fine-grained resource (electricity) management in buildings

Voltage Emergence Prevention for Energy-Efficient Real-Time Task Synchronization

Synchronization Coherence: A Transparent Hardware Mechanism for Cache Coherence and Fine-Grained Synchronization

Coarse and fine-grained monitoring and reconfiguration for energy-efficient NoCs

Similar Documents

A 90nm data flow processor demonstrating fine grained DVS for energy efficient operation from 0.25V to 1.2V

Power-efficient reconfiguration control in coarse-grained dynamically reconfigurable architectures (2009).

Making fine-grained and coarse-grained sense (2005).

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells

Delay hidden techniques based on configuration contexts reuse and differential reconfiguration in coarse-grained reconfigurable processor

Fine-grained resource (electricity) management in buildings

Voltage Emergence Prevention for Energy-Efficient Real-Time Task Synchronization

Synchronization Coherence: A Transparent Hardware Mechanism for Cache Coherence and Fine-Grained Synchronization

Coarse and fine-grained monitoring and reconfiguration for energy-efficient NoCs