NDLI: Fast integer-to-integer reversible lifting transform with reduced memory consumption

Content Provider	IEEE Xplore Digital Library
Author	Oliver, J. Oliver, E. Malumbres, M.P.
Copyright Year	2005
Description	Author affiliation: Dept. of Comput. Eng., Univ. Politecnica de Valencia (Oliver, J.; Oliver, E.; Malumbres, M.P.)
Abstract	This paper addresses the problem of reducing the memory usage in the implementation of a reversible two-dimensional wavelet transform for image processing. In particular, we take a line-based approach by using a recursive algorithm to ease the synchronization among different buffer levels. In addition, since the reversible transform is non-linear, to preserve reversibility, we have to consider the order of the horizontal and vertical transforms in which the two-dimensional forward and inverse wavelet transform are decomposed. The proposed algorithm is suitable for integer-only devices (such as many FPGAs), reducing in more than 250 times the memory requirements, for a 5-Megapixel image with the well-known B5/3 wavelet transform. Moreover, it is several times faster (up to ten times) in cache-based systems, due to the better use of the cache memory if compared with the regular wavelet transform
Starting Page	289
Ending Page	294
File Size	462692
Page Count	6
File Format	PDF
ISBN	0780393139
DOI	10.1109/ISSPIT.2005.1577111
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-12-21
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wavelet transforms Discrete wavelet transforms Signal processing algorithms Field programmable gate arrays Hardware Iterative algorithms Image processing Frequency Image coding Filtering
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA Implementation of Wavelet Transform Based on Lifting Scheme

FPGA implementation of 2D wavelet transform

FPGA Design of Fast Lifting Wavelet Transform

Integer division for quantization of wavelet-transformed images, using field programmable gate arrays

FPGA power efficient inverse lifting wavelet IP

Reconfigurable, fully scalable integer wavelet transform unit for JPEG2000

Design and FPGA implementation of biorthogonal discrete wavelet transforms

Parallel DSP implementation of wavelet transform in image compression

Lifting Structure Implementation of Discrete Wavelet Transform for Filter Bank 5/3

Fast integer-to-integer reversible lifting transform with reduced memory consumption

Similar Documents

FPGA Implementation of Wavelet Transform Based on Lifting Scheme

FPGA implementation of 2D wavelet transform

FPGA Design of Fast Lifting Wavelet Transform

Integer division for quantization of wavelet-transformed images, using field programmable gate arrays

FPGA power efficient inverse lifting wavelet IP

Reconfigurable, fully scalable integer wavelet transform unit for JPEG2000

Design and FPGA implementation of biorthogonal discrete wavelet transforms

Parallel DSP implementation of wavelet transform in image compression

Lifting Structure Implementation of Discrete Wavelet Transform for Filter Bank 5/3

Fast integer-to-integer reversible lifting transform with reduced memory consumption