NDLI: A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context

Content Provider	IEEE Xplore Digital Library
Author	Lapotre, V. Murugappa, P. Gogniat, G. Baghdadi, A. Diguet, J.-P. Bazin, J.-N. Hubner, M.
Copyright Year	2013
Description	Author affiliation: ESIT, Rurh-Univ. Bochum, Bochum, Germany (Hubner, M.) \|\| Lab.-STICC, Telecom Bretagne, Brest, France (Murugappa, P.; Baghdadi, A.; Bazin, J.-N.) \|\| Lab.-STICC, Univ. Bretagne Sud, Lorient, France (Lapotre, V.; Gogniat, G.; Diguet, J.-P.)
Abstract	The emergence of many wireless standards is introducing the need of flexible multi-standard baseband receivers. To address this issue and to face the increasing demand of higher throughput for new greedy applications on mobile devices recent works propose multi-ASIP platforms for decoding algorithms. Furthermore dynamic evolution of communication parameters combined with the reduction of latency between two data frames imposes the need for an efficient reconfiguration management of such systems. In this context, we propose to tackle reconfiguration optimizations of a multi-standard and multi-mode ASIP for turbo decoding in order to improve the global reconfiguration management of a multi-ASIP platform. A comprehensive analysis concerning the area impact and dynamic reconfiguration performance is presented. Proposed ASIP configuration optimizations lead to a low area overhead of 0.004 $mm^{2}$ in 65 nm CMOS technology. For a multi-ASIP platform in which 8 ASIPs are implemented on a same device the configuration load is divided by ten thanks to both ASIP optimizations and an efficient configuration infrastructure.
Starting Page	40
Ending Page	45
File Size	836197
Page Count	6
File Format	PDF
ISBN	9781479913312
ISSN	21593469
DOI	10.1109/ISVLSI.2013.6654620
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-08-05
Publisher Place	Brazil
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Decoding Optimization Standards Measurement Wireless communication Organizations Throughput Turbo decoder ASIP Multiprocessor SoC Dynamic reconfiguration Wireless multi-standard receiver
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Optimizations for an efficient reconfiguration of an ASIP-based turbo decoder

Stopping-Free Dynamic Configuration of a Multi-ASIP Turbo Decoder

Efficient dynamic configuration of a multi-ASIP turbo decoder

Flexible Multi-ASIP SoC for Turbo/LDPC Decoder

Management of reconfigurable multi-standards ASIP-based receiver

Stopping-free dynamic configuration of a multi-ASIP turbo decoder

Toward dynamically reconfigurable high throughput multiprocessor Turbo decoder in a multimode and multi-standard context

ASIP-based multiprocessor SoC design for simple and double binary turbo decoding (2006)

Management of reconfigurable multi-standards ASIP-based receiver

A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context

Similar Documents

Optimizations for an efficient reconfiguration of an ASIP-based turbo decoder

Stopping-Free Dynamic Configuration of a Multi-ASIP Turbo Decoder

Efficient dynamic configuration of a multi-ASIP turbo decoder

Flexible Multi-ASIP SoC for Turbo/LDPC Decoder

Management of reconfigurable multi-standards ASIP-based receiver

Stopping-free dynamic configuration of a multi-ASIP turbo decoder

Toward dynamically reconfigurable high throughput multiprocessor Turbo decoder in a multimode and multi-standard context

ASIP-based multiprocessor SoC design for simple and double binary turbo decoding (2006)

Management of reconfigurable multi-standards ASIP-based receiver

A reconfigurable multi-standard ASIP-based turbo decoder for an efficient dynamic reconfiguration in a multi-ASIP context