NDLI: Innovation in solid state devices for exascale computing

Content Provider	IEEE Xplore Digital Library
Author	Tze-chiang Chen
Copyright Year	2010
Description	Author affiliation: T.J. Watson Res. Center, IBM, Yorktown Heights, NY, USA (Tze-chiang Chen)
Abstract	The continuous scaling of CMOS technology has enabled system performance to double every two years for the past 40 years. However, new classes of applications will demand a much faster rate of improvement such as 2×/year in order to reach exaflop capabilities by the end of this decade. These applications represent a significant growth opportunity and require continued innovation in solid state technology including a new generation of silicon device scaling and a number of non-silicon logic switches which have been proposed as replacements. In addition, new system architectures will take advantage of 3D chip technology to enable a higher level of hybrid integration. New memory technology will allow implementation of a new level of memory architecture, while silicon nanophotonics on the processor will meet ultra-low power, low cost, and high density communications needs. These and other innovations will lead to significant improvement in systems integration, performance, and power efficiency for future applications. The roadmap that will be presented will drive semiconductor technology for decades to come.
Starting Page	2
Ending Page	5
File Size	667387
Page Count	4
File Format	PDF
ISBN	9781424450633
ISSN	1524766X
DOI	10.1109/VTSA.2010.5488971
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-26
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Technological innovation Solid state circuits CMOS technology System performance Silicon devices Logic devices Switches Memory architecture Nanophotonics Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Device technology innovation for exascale computing

Plenary address

Solid-State and Nanoelectronic Devices - Phase Change Memory and New Approaches for Nanoelectronics

A nanoelectronic memory array design with improved performance

CMOS Integrated Nanophotonics — enabling technology for exascale computing systems

CMOS integrated silicon nanophotonics for future exascale systems

$C^{2}L:$ A new high speed, high density bulk CMOS technology

Embedded DRAM Technologies

Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

Innovation in solid state devices for exascale computing

Similar Documents

Device technology innovation for exascale computing

Plenary address

Solid-State and Nanoelectronic Devices - Phase Change Memory and New Approaches for Nanoelectronics

A nanoelectronic memory array design with improved performance

CMOS Integrated Nanophotonics — enabling technology for exascale computing systems

CMOS integrated silicon nanophotonics for future exascale systems

$C^{2}L:$ A new high speed, high density bulk CMOS technology

Embedded DRAM Technologies

Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

Innovation in solid state devices for exascale computing