NDLI: VDD Scaling for FinFET Logic and Memory Circuits: the Impact of Process Variations and SRAM Stability

Content Provider	IEEE Xplore Digital Library
Author	Lin, C.H. Das, K.K. Chang, L. Williams, R.Q. Haensch, W.E. Hu, C.
Copyright Year	2006
Description	Author affiliation: Dept. of EECS, California Univ., Berkeley, CA (Lin, C.H.)
Abstract	As CMOS technology is fast moving towards the scaling limit, the FinFET is considered as the most promising structure down to 22nm node (Frank et al., 1992; Huang et al., 1999). Both FinFET-based logic and SRAM have been demonstrated recently (Rainey et al., 2002; Nowak et al.,2002). However, with scaling of the device dimensions, process-induced variations cause an increasing spread in the distribution of circuit delay and power, and affecting the robustness of VLSI designs (Burnett et al., 1994). SRAM has become the focus of technology scaling since embedded SRAM is estimated to occupy nearly 90% of the chip area in the near future (2003). Due to the area-constrained limit, the device fluctuation in the SRAM cell is significant. In this paper, we explore the performance of FinFET technology in digital circuit applications at 90 nm technology node under various device parameter variations. Comprehensive comparison of FinFET vis-a-vis PD-SOI has been done for logic gates as well as memory structures that are most commonly used in commercial VLSI designs. We also compare the performance of these two technologies at ultra-low voltages for future low-power applications
Starting Page	1
Ending Page	2
File Size	2335075
Page Count	2
File Format	PDF
ISBN	1424401814
ISSN	1524766X
DOI	10.1109/VTSA.2006.251056
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-04-24
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FinFETs Logic circuits Random access memory Circuit stability CMOS logic circuits CMOS technology Logic devices Very large scale integration Delay Robustness
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in