NDLI: CMOS digital imager design from a system-on-a-chip perspective

Content Provider	IEEE Xplore Digital Library
Author	Pain, B. Hancock, B. Cunningham, T. Guang Yang Seshadri, S. Heynssens, J. Wrigley, C.
Copyright Year	2003
Description	Author affiliation: Jet Propulsion Lab., California Inst. of Technol., Pasadena, CA, USA (Pain, B.; Hancock, B.; Cunningham, T.; Guang Yang; Seshadri, S.; Heynssens, J.; Wrigley, C.)
Abstract	Due to substantial mixed analog-digital circuit integration in one chip, CMOS digital imager cannot be considered only as a photoelectric transducer. In this paper, we have identified timing and circuit layout considerations that are critical for implementing a digital CMOS camera-on-a-chip. An optimized binary-scaled tree-topology power routing has been shown to be critical for minimizing chip area and providing low spatial pattern noise. Imaging artifacts due to timing asymmetry have been quantified, and methods for elimination of the artifacts have been demonstrated. The impact of on-chip bias-generation and drive circuits on the on-chip ADC performance has been shown. New timing and circuit layout techniques have been presented for enabling random noise limited performance of a CMOS imager.
Sponsorship	VLSI Soc. India (VSI) Minstr. Commun. & Inf. Technol., Govern. India IEEE Circuits & Syst. Soc. ACM SIGDA NASSCOM
Starting Page	395
Ending Page	400
File Size	717027
Page Count	6
File Format	PDF
ISBN	0769518680
ISSN	10639667
DOI	10.1109/ICVD.2003.1183168
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-01-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital images System-on-a-chip CMOS digital integrated circuits Timing Pixel CMOS technology CMOS image sensors CMOS analog integrated circuits Circuit noise CMOS process
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in