NDLI: A complete characterization of path delay faults through stuck-at faults

Content Provider	IEEE Xplore Digital Library
Author	Majumder, S. Bhattacharya, B.B. Agrawal, V.D. Bushnell, M.L.
Copyright Year	1999
Description	Author affiliation: Delsoft India Pvt. Ltd., Calcutta, India (Majumder, S.)
Abstract	A complete one-to-one characterization of path delay fault testability for a combinational circuit is presented in terms of testability of stuck-at faults in an equivalent unfolded circuit. The unfolded circuit is obtained simply by replicating the cone feeding each internal fanout stem line, thereby making it internally fanout free. Unfolding preserves both functional, and structural characteristics of the original circuit. Earlier results describing correlation of path delay and stuck-at faults are either incomplete, or use a complex model of equivalent circuit based on timing parameters. We show that a path delay fault (rising or falling) is testable if certain single or multiple stuck-at fault in the equivalent circuit is testable. Thus, all aspects of path delay faults related to testability under various classification schemes are interpreted using the stuck-at fault model alone in the unfolded circuit. The results unify most of the existing concepts, provide a better understanding of path delay faults in logic circuits, and have potential applications in identification of false paths.
Starting Page	492
Ending Page	497
File Size	230689
Page Count	6
File Format	PDF
ISBN	0769500137
ISSN	10639667
DOI	10.1109/ICVD.1999.745203
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-01-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit faults Circuit testing Timing Fault diagnosis Combinational circuits Equivalent circuits Logic circuits Digital circuits Propagation delay Sequential circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Identifying redundant path delay faults in sequential circuits

Primitive path delay fault identification

Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability

Robust testing for stuck-at faults

Synthesis of Sequential Circuits for Robust Path Delay Fault Testability

Path delay testing: variable-clock versus rated-clock

Delay Fault Diagnosis in Sequential Circuits

Diagnosis of path delay faults

On compact test sets for multiple stuck-at faults for large circuits

A complete characterization of path delay faults through stuck-at faults

Similar Documents

Identifying redundant path delay faults in sequential circuits

Primitive path delay fault identification

Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability

Robust testing for stuck-at faults

Synthesis of Sequential Circuits for Robust Path Delay Fault Testability

Path delay testing: variable-clock versus rated-clock

Delay Fault Diagnosis in Sequential Circuits

Diagnosis of path delay faults

On compact test sets for multiple stuck-at faults for large circuits

A complete characterization of path delay faults through stuck-at faults