NDLI: A graph-theoretic approach for register file based synthesis

Content Provider	IEEE Xplore Digital Library
Author	Ravikumar, C.P. Aggarwal, R. Sharma, C.
Copyright Year	1997
Description	Author affiliation: Dept. of Electr. Eng., Indian Inst. of Technol., New Delhi, India (Ravikumar, C.P.)
Abstract	With the increasing use of register files as storage elements in integrated circuits, the problem of assigning data variables to ports of register files has assumed significance. The assignment involves simultaneous optimization of several cost functions, namely, number of register files, number of registers and access ports per register file, and the interconnect both internal and external to memories. In this paper, we refer to multiplexers, busses, and tristate switches when we refer to interconnect. The objective of this paper is to describe graph-theoretic optimization algorithms for the assignment problem. The allocation system described in this paper (SOUPS) accepts a scheduled data flow graph as input and performs (i) assignment of variables to a minimal number of resisters, (ii) assignments of registers to a minimal number of register files, (iii) assignment of registers to ports of the register files using minimal interconnect within the register files, and (iv) assignment of ports of the register files to terminals of functional modules using minimal interconnect outside the register files. We describe experimental results on several benchmark problems.
Starting Page	118
Ending Page	123
File Size	572765
Page Count	6
File Format	PDF
ISBN	0818677554
ISSN	10639667
DOI	10.1109/ICVD.1997.567972
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-01-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Registers Integrated circuit interconnections Switches Very large scale integration Integrated circuit technology Computer science Technology management Engineering management Cost function Flow graphs
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power data format converter design using semi-static register allocation

Hierarchical reconfiguration of VLSI/WSI arrays

Partition, Packing and Clock Distribution: A New Paradigm of Physical Design

Near-linear wirelength estimation for FPGA placement

A new graph theoretical approach to the selection of rip-ups

Heuristic search based approach to scheduling, allocation and binding in Data Path Synthesis

Linear required-arrival-time trees and their construction

Methodical aspects of logic synthesis

An LSI adaptive array processor

A graph-theoretic approach for register file based synthesis

Similar Documents

Low power data format converter design using semi-static register allocation

Hierarchical reconfiguration of VLSI/WSI arrays

Partition, Packing and Clock Distribution: A New Paradigm of Physical Design

Near-linear wirelength estimation for FPGA placement

A new graph theoretical approach to the selection of rip-ups

Heuristic search based approach to scheduling, allocation and binding in Data Path Synthesis

Linear required-arrival-time trees and their construction

Methodical aspects of logic synthesis

An LSI adaptive array processor

A graph-theoretic approach for register file based synthesis