NDLI: Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array

Content Provider	IEEE Xplore Digital Library
Author	Suzuki, Daisuke Natsui, Masanori Ikeda, Shoji Hasegawa, Haruhiro Miura, Katsuya Hayakawa, Jun Endoh, Tetsuo Ohno, Hideo Hanyu, Takahiro
Copyright Year	2009
Description	Author affiliation: Laboratory for Brainware Systems, Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577, Japan (Suzuki, Daisuke; Natsui, Masanori; Hanyu, Takahiro) \|\| Hitachi Advanced Research Laboratory, Tokyo, 185-8601, Japan (Hayakawa, Jun) \|\| Center for Interdisciplinary Research, Tohoku University, Sendai, 980-8578, Japan (Endoh, Tetsuo) \|\| Laboratory for Nanoelectronics and Spintronics, Research Institute of Electrical Communication, Tohoku Univ., Sendai, 980-8577, Japan (Ikeda, Shoji; Hasegawa, Haruhiro; Miura, Katsuya; Ohno, Hideo)
Abstract	Series connection of metal-oxide semiconductor transistors and spin-injection-writable magneto-resistive junction devices based on logic-in-memory architecture realizes both programmable logic operation and nonvolatile storage function. A lookup table (LUT) circuit in field-programmable gate array fabricated by a 0.14µm magneto/semiconductor-hybrid process achieves area reduction by 2/3 compared to a conventional static random-access-memory-based one, and realizes complete standby power reduction.
Starting Page	80
Ending Page	81
File Size	1820175
Page Count	2
File Format	PDF
ISBN	9781424433070
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-16
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	JSAP (Japan Society of Applied Physics)
Subject Keyword	Fabrication Magnetic circuits Magnetic semiconductors Field programmable gate arrays Programmable logic arrays Table lookup MOS devices Magnetic devices Logic devices Programmable logic devices
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On routing structure for the hybrid field programmable architecture

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

Topology selection of FPGA look-up tables for low-leakage operation

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

FPGA synthesis using Look-Up Table and Multiplexor Based architectures

Spin devices for integrated circuits

Technology mapping for field-programmable gate arrays using integer programming

SHAPER: synthesis for hybrid FPGAs containing PLAs using reconvergence analysis

Design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays

Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array

Similar Documents

On routing structure for the hybrid field programmable architecture

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

Topology selection of FPGA look-up tables for low-leakage operation

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

FPGA synthesis using Look-Up Table and Multiplexor Based architectures

Spin devices for integrated circuits

Technology mapping for field-programmable gate arrays using integer programming

SHAPER: synthesis for hybrid FPGAs containing PLAs using reconvergence analysis

Design and evaluation of a memristor-based look-up table for non-volatile field programmable gate arrays

Fabrication of a nonvolatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate-power-up field programmable gate array