NDLI: A wideband under-sampling blocker detector with a 0.7

Content Provider	IEEE Xplore Digital Library
Author	Viitala, O. Kaltiokallio, M. Kosunen, M. Stadius, K. Ryynanen, J.
Copyright Year	2015
Description	Author affiliation: Dept. of Micro & Nanosci., Aalto Univ., Espoo, Finland (Viitala, O.; Kosunen, M.; Stadius, K.; Ryynanen, J.) \|\| TDK, Finland (Kaltiokallio, M.)
Abstract	This paper presents a low power wideband blocker detector consisting of an under-sampling SAR ADC connected to the RF input node of a wideband mixer-first receiver. The original carrier frequency of the blocker is determined from folded spectra by using three FFTs sampled at different rates whose ratios correspond to prime numbers. The detector is targeted for blocker power levels between 0 and -30 dBm within frequency range of 0.7-2.7 GHz. The achieved ADC maximum SNDR of 28 dB, together with 10 dB input buffer gain control, provide sufficient blocker detection sensitivity in the desired range. The measured sampled input signal spectra show the designed circuits capability to simultaneously detect narrowband and wideband blockers. The reconstructed folded spectrum shows the original blocker frequencies. The power consumption of the wideband detector is only 7 mW, while the receiver consumes 42 mW.
Starting Page	335
Ending Page	338
File Size	915012
Page Count	4
File Format	PDF
e-ISBN	9781479976423
DOI	10.1109/RFIC.2015.7337773
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-17
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Receivers Detectors Wideband Mixers Frequency measurement Radio frequency under-sampling analog-to-digital converter blocker detector mixer-first receiver
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 0.7–2.7-GHz Blocker-Tolerant Compact-Size Single-Antenna Receiver for Wideband Mobile Applications

A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers

A baseband technique for automated LO leakage suppression achieving < −80dBm in wideband passive mixer-first receivers

Complex LO waveforms for wideband systems: Some frequency-converter measurement implications

A reconfigurable 0.7–2.6GHz wideband mixer for multi-mode multi-standard receivers in 0.18μm RF CMOS

A 2.5-2.7 GHz pseudo-cascode CMOS receiver front-end with integrated unequal-turn-ratio transformer balun

Wideband RF frontend design for flexible radio receiver

A ultra-wideband fully integrated CMOS sampling receiver frontend

A 500MHz– 2.7 GHz 8-path weaver downconverter with harmonic rejection and embedded filtering

A wideband under-sampling blocker detector with a 0.7–2.7 GHz mixer-first receiver

Similar Documents

A 0.7–2.7-GHz Blocker-Tolerant Compact-Size Single-Antenna Receiver for Wideband Mobile Applications

A 40 nm CMOS 0.4–6 GHz Receiver Resilient to Out-of-Band Blockers

A baseband technique for automated LO leakage suppression achieving < −80dBm in wideband passive mixer-first receivers

Complex LO waveforms for wideband systems: Some frequency-converter measurement implications

A reconfigurable 0.7–2.6GHz wideband mixer for multi-mode multi-standard receivers in 0.18μm RF CMOS

A 2.5-2.7 GHz pseudo-cascode CMOS receiver front-end with integrated unequal-turn-ratio transformer balun

Wideband RF frontend design for flexible radio receiver

A ultra-wideband fully integrated CMOS sampling receiver frontend

A 500MHz– 2.7 GHz 8-path weaver downconverter with harmonic rejection and embedded filtering

A wideband under-sampling blocker detector with a 0.7–2.7 GHz mixer-first receiver