NDLI: The study on 32-bits embedded measuring system with selective frequency balance method for PD

Content Provider	IEEE Xplore Digital Library
Author	Gang Liu Guangning Wu Peng Liu Lei Liu Demin Tu
Copyright Year	2003
Description	Author affiliation: Sch. of Electr. Eng., Southwest Jiao Tong Univ., Chengdu, China (Gang Liu; Guangning Wu)
Abstract	Input circuits of traditional balance partial discharge (PD) measurement method are composed of two parallel circuits of resistance and capacitance. There are many disadvantages with this measuring circuit. By the way, it is also hard to spread its application in HV and UHV measurements. A new selective frequency balance measurements theory for PD had been put forward in 1998. The device, which was based on this theory, was also made out. Now it will be verified in the HV field. The noise signal can be rejected more than 1000 times by this device. Furthermore, the device is very easy and cheap to make by the new theory. In this paper, a new measuring system based on 32-bits embedded system, which is designed according to the selective frequency balance measuring theory, is dissertated. The design method is also explained. Measuring results are also illustrated. The analysis of the measuring data is listed and analyzed in the paper.
Sponsorship	IEEE Dielectrics & Electrical Insulation Soc. IEE Japan
Starting Page	339
Ending Page	342
File Size	234673
Page Count	4
File Format	PDF
ISBN	0780377257
ISSN	10817735
DOI	10.1109/ICPADM.2003.1218421
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-06-01
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency measurement Partial discharges Partial discharge measurement Interference Tuned circuits Circuit testing Bridge circuits Capacitance measurement Electric variables measurement Embedded system
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in