NDLI: MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems

Content Provider	IEEE Xplore Digital Library
Author	Mahmoudi, H. Sverdlov, V. Selberherr, S.
Copyright Year	2012
Description	Author affiliation: Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, A-1040 Wien, Austria (Mahmoudi, H.; Sverdlov, V.; Selberherr, S.)
Abstract	Because of the easy integration with CMOS, non-volatility, reconfiguration capability, and fast-switching speed of magnetic tunnel junctions (MTJs), this work proposes and investigates stateful IMP-based logic gates and circuit architecture for future reconfigurable and nonvolatile computing systems. Stateful logic uses the memory unit (MTJ device) as the main computing element (logic gate) unlike the previously proposed MTJ-based logic circuits, where MTJs are only ancillary devices in logical computations. Spintronic IMP logic gates are analyzed using a SPICE model for spin-transfer torque MTJs to demonstrate the reliability of the IMP operation. The realization of the spintronic stateful logic operations extends nonvolatile electronics from memory to logical computing applications and opens the door for more complex logic functions to be realized with MTJ-based devices.
Starting Page	254
Ending Page	257
File Size	1099969
Page Count	4
File Format	PDF
ISBN	9781467317078
ISSN	19308876
e-ISBN	9781467317085
e-ISBN	9781467317061
DOI	10.1109/ESSDERC.2012.6343381
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-09-17
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Logic gates Magnetic tunneling Computer architecture Tunneling magnetoresistance Magnetoelectronics Switches Topology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Complementary spintronic logic with spin hall effect driven magnetic tunnel junction

High performance MRAM-based stateful logic

A low power hybrid MTJ/CMOS (4-2) compressor for fast arithmetic circuits

Compact modeling of memristive IMP gates for reliable stateful logic design

MRAM-based logic array for large-scale non-volatile logic-in-memory applications

Complementary Spintronic Logic With Spin Hall Effect-Driven Magnetic Tunnel Junction

Magnetoresistance implications for complementary magnetic tunnel junction logic (CMAT)

Optimised circuit configuration for STT-MTJ logic devices

Spintronic logic gates for spintronic data using magnetic tunnel junctions

MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems

Similar Documents

Complementary spintronic logic with spin hall effect driven magnetic tunnel junction

High performance MRAM-based stateful logic

A low power hybrid MTJ/CMOS (4-2) compressor for fast arithmetic circuits

Compact modeling of memristive IMP gates for reliable stateful logic design

MRAM-based logic array for large-scale non-volatile logic-in-memory applications

Complementary Spintronic Logic With Spin Hall Effect-Driven Magnetic Tunnel Junction

Magnetoresistance implications for complementary magnetic tunnel junction logic (CMAT)

Optimised circuit configuration for STT-MTJ logic devices

Spintronic logic gates for spintronic data using magnetic tunnel junctions

MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems