NDLI: TiW and Al Contacts to Shallow p' Junctions - A Comparison between Furnace and Rapid Thermal Annealing (RTA)

Content Provider	IEEE Xplore Digital Library
Author	Wiklund, P. Wennstrom, U. Norstrom, H. Suni, I. Lindberg, A.
Copyright Year	1988
Description	Author affiliation: Inst. of Microelectronics, S-164 21 Stockholm, Sweden (Lindberg, A.) \|\| Ericsson Components, S-163 81 Stockholm, Sweden (Wiklund, P.; Wennstrom, U.; Norstrom, H.) \|\| Techn. Res. Centre of Finland, SF-02150 Espoo, Finland (Suni, I.)
Abstract	The use of sputter deposited TiW (15/85 w.t.%) as a direct contact material to $p^{+}$ silicon is evaluated. The effect on the contact resistance of different post-implant activation conditions, e.g. rapid thermal processing and conventional furnace annealing in dry or wet ambients, has been studied. For comparison parallell measurements were done on identically processed wafers metallized with aluminium. The resulting dopant profiLes were determined by spreading resistance profiling (SRP). Schottky barrier height measurements were performed on n-type wafers metallized with TiW or Al. The respective values were ¿= 0.55 eV and ¿ = 0.8 eV. The results from contact resistance and SRP measurements show that a high surface carrier concentration is necessary in order to achieve a low contact resistance. This effect was more pronounced for the material with the higher barrier height to $p^{+}$ silicon i.e. TiW was found to be sore sensitive to a small variation in the boron surface carrier concentration. Despite of this it was observed that given a high surface carrier concentration, after RTP the performance of TiW contacts to $p^{+}$ silicon surpassed that of Al. in case of a direct Al-Si contact, silicon precipitation occurs in the contact hole thereby reducing the effective contact area. This will cause an increase in the resistance of contacts which becomes more pronounced for small dimensions. With TiW, silicon precipitation is avoided.
File Size	1303438
File Format	PDF
ISBN	2868830994
ISSN	04491947
DOI	10.1051/jphyscol:19884101
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-09-13
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Les Editions de Physique
Subject Keyword	Furnaces Rapid thermal annealing Silicon Contact resistance Electrical resistance measurement Surface resistance Rapid thermal processing Metallization Thermal resistance Aluminum
Content Type	Text
Resource Type	Article
Subject	Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in