NDLI: A $4^{th}$ order subsampled RF ∑Δ ADC centered at 2.4GHz with a sine-shaped feedback DAC

Content Provider	IEEE Xplore Digital Library
Author	Ashry, A. Aboushady, H.
Copyright Year	2011
Description	Author affiliation: LIP6 Laboratory, University of Pierre & Marie Curie, UPMC, Paris VI, France (Ashry, A.; Aboushady, H.)
Abstract	A $4^{th}$ order subsampled RF LC ∑Δ ADC suitable for Software Defined Radio applications is presented. The ADC is clocked at 3.2GHz and centered at 2.4GHz. The simplicity of the ADC architecture combined with the subsampling technique result in a significant performance enhancement and power consumption reduction. A sine-shaped feedback DAC is used, not only for its reduced sensitivity to clock jitter but also for its more convenient frequency response to subsampled ∑Δ ADCs. An efficient algorithm for the tuning and calibration of the LC-based loop filter is presented. The ADC is implemented in a standard 130nm CMOS technology. It achieves a 51dB SFDR and a 40dB SNDR in a 25MHz BW and consumes only 19mW from a 1.2V supply.
Starting Page	263
Ending Page	266
File Size	1074171
Page Count	4
File Format	PDF
ISBN	9781457707032
ISSN	19308833
e-ISBN	9781457707049
e-ISBN	9781457707025
DOI	10.1109/ESSCIRC.2011.6044957
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-12
Publisher Place	Finland
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Radio frequency CMOS integrated circuits Clocks Mixers CMOS technology Latches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 4 th order subsampled rf σ ∆ adc centered at 2.4ghz with a sine-shaped feedback dac.

A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS

A 3.6GS/s, 15mW, 50dB SNDR, 28MHz bandwidth RF ΔΣ ADC with a FoM of 1pJ/bit in 130nm CMOS

A 2.4GHz 40mW 40dB SNDR/62dB SFDR 60MHz bandwidth mirrored-image RF bandpass ΣΔ ADC in 90nm CMOS

Design of an RF-DAC in 65nm CMOS for multistandard, multimode transmitters

$4^{th}$ generation wireless transceiver design

A 1.8 GHz subsampling CMOS downconversion circuit for integrated radio circuits

Multi-band RF time delay element based on frequency translation

A static technique for high-speed CMOS state machine design

A $4^{th}$ order subsampled RF ∑Δ ADC centered at 2.4GHz with a sine-shaped feedback DAC

Similar Documents

A 4 th order subsampled rf σ ∆ adc centered at 2.4ghz with a sine-shaped feedback dac.

A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS

A 3.6GS/s, 15mW, 50dB SNDR, 28MHz bandwidth RF ΔΣ ADC with a FoM of 1pJ/bit in 130nm CMOS

A 2.4GHz 40mW 40dB SNDR/62dB SFDR 60MHz bandwidth mirrored-image RF bandpass ΣΔ ADC in 90nm CMOS

Design of an RF-DAC in 65nm CMOS for multistandard, multimode transmitters

$4^{th}$ generation wireless transceiver design

A 1.8 GHz subsampling CMOS downconversion circuit for integrated radio circuits

Multi-band RF time delay element based on frequency translation

A static technique for high-speed CMOS state machine design

A $4^{th}$ order subsampled RF ∑Δ ADC centered at 2.4GHz with a sine-shaped feedback DAC