NDLI: A low phase noise, wideband and compact CMOS PLL for use in a heterodyne 802.15.3c TRX

Content Provider	IEEE Xplore Digital Library
Author	Murphy, D. Gu, Q.J. Yi-Cheng Wu Heng-Yu Jian Zhiwei Xu Tang, A. Wang, F. Yu-Ling Lin Ho-Hsiang Chen Chewnpu Jou Chang, M.-C.F.
Copyright Year	2010
Description	Author affiliation: Taiwan Semiconductor Manufacturing Company, Hsin-Chu, Taiwan, R.O.C. (Yu-Ling Lin; Ho-Hsiang Chen; Chewnpu Jou) \|\| EE Department, University of California, Los Angeles, USA (Murphy, D.; Gu, Q.J.; Yi-Cheng Wu; Heng-Yu Jian; Zhiwei Xu; Tang, A.; Wang, F.; Chang, M.-C.F.)
Abstract	A low phase noise, wideband, mm-wave, integer-N PLL that is capable of supporting a 802.15.3c heterodyne TRX is reported. The PLL can generate 6 equally spaced tones from 43.2GHz to 51.84GHz, which is suitable for a heterodyne architecture with LO=(4/5)RF. Phase noise is measured directly at the LO frequency and is better than −97.5dBc/Hz@1MHz across the entire band. The total power consumption is 72mW from a 1V supply. The reported frequency synthesizer is smaller, exhibits less phase noise, and consumes less power than prior art. In addition, the LO tone corresponds to the fundamental of the VCO as opposed to a higher harmonic. Central to the PLL performance is the design of a low-noise, mm-wave VCO with a 22.9% tuning range. It is noted that resonator nonlinearities may result in significant up-conversion of flicker noise in wideband, mm-wave VCOs. To overcome this, Digitally-Controlled-Artificial-Dielectric (DiCAD) is used to linearize the resonator.
Starting Page	258
Ending Page	261
File Size	960458
Page Count	4
File Format	PDF
ISBN	9781424466627
ISSN	19308833
e-ISBN	9781424466641
DOI	10.1109/ESSCIRC.2010.5619880
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-14
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Phase noise Voltage-controlled oscillators Tuning CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in