NDLI: A DC-isolated fine-controlled neural stimulator

Content Provider	IEEE Xplore Digital Library
Author	Xiao Liu Demosthenous, A. Donaldson, N.
Copyright Year	2010
Description	Author affiliation: Department of Electronic and Electrical Engineering, University College London, London WC1E 7JE, United Kingdom (Xiao Liu; Demosthenous, A.) \|\| Department of Medical Physics and Bioengineering, University College London, London WC1E 6BT, United Kingdom (Donaldson, N.)
Abstract	This paper presents a neural stimulator ASIC suitable for tripolar FES stimulation which usually requires large stimulus current in fine resolution. An 8-bit current generator circuit with better linearity (output vs. input) across the whole input range and with small silicon area requirement is presented. Thanks to the high-frequency current-switching (HFCS) technique, the small on-chip blocking capacitors isolate the stimulating electrodes and neural tissue from dangerous direct voltages, such as the power supplies. The design of the HFCS stage requires careful consideration and optimized layout pattern in order to minimize current leakage to the substrate. In our design, an operational transconductance amplifier is used as a buffer to track the voltage on the blocking capacitor, reducing the current loss to less than 4% for the targeted applications. The current loss could be further minimized by using a more advanced technology with higher capacitance density and smaller parasitic capacitors. The ASIC was implemented in a 0.6-μm silicon-on-insulator CMOS process, operates from a single 12V power supply, and occupies an area of $4mm^{2}.$
Starting Page	338
Ending Page	341
File Size	620161
Page Count	4
File Format	PDF
ISBN	9781424466627
ISSN	19308833
e-ISBN	9781424466641
DOI	10.1109/ESSCIRC.2010.5619712
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-14
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Generators Capacitors Transistors Electrodes Books Linearity Application specific integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in