NDLI: Efficient stochastic list successive cancellation decoder for polar codes

Content Provider	IEEE Xplore Digital Library
Author	Liang, Xiao Zhang, Chuan Xu, Menghui Zhang, Shunqing You, Xiaohu
Copyright Year	2015
Description	Author affiliation: National Mobile Communications Research Laboratory, Southeast University, Nanjing, China (Liang, Xiao; Zhang, Chuan; Xu, Menghui; You, Xiaohu) \|\| Intel Collaborative Research Institutes on Mobile Networking and Computing, Intel Labs, Shanghai, China (Zhang, Shunqing)
Abstract	Representing continuous values by streams of random binary bits, stochastic decoding has shown advantages in both hardware efficiency and fault tolerance, therefore has been widely adopted by iterative decoding of error correction codes such as low-density parity-check (LDPC) codes and so on. Recently, polar codes, the first codes that can provably achieve the capacity of symmetric binary-input discrete memoryless channels (B-DMCs), have drawn a lot of attentions from both academia and industry. Although, polar codes with list successive cancellation (SC) decoding can outperform several best-known LDPC codes even within high error-rate regions, the linearly increasing hardware complexity makes its efficient implementation difficult. To this end, the stochastic list SC polar decoding algorithm is proposed in this paper to provide a good tradeoff between performance and complexity. In order to increase the decoding performance of stochastic list SC polar decoder, doubling probability approach is presented. The corresponding hardware architecture is also given. The approximate doubling approach is employed to facilitate the efficient implementation. Implementation results have shown that the proposed stochastic list SC polar decoder can achieve a good trade-off between performance and complexity.
Starting Page	421
Ending Page	426
File Size	422558
Page Count	6
File Format	PDF
ISSN	21641706
e-ISBN	9781467390941
DOI	10.1109/SOCC.2015.7406997
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-08
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Maximum likelihood decoding Complexity theory Measurement Hardware Degradation Numerical simulation low latency Polar code stochastic decoding list SC decoder
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient adaptive list successive cancellation decoder for polar codes

A new multiple folded successive cancellation decoder for polar codes

Symbol-based successive cancellation list decoder for polar codes

1list decoding of polar codes.

Design of low area list successive cancellation decoder for polar codes

Hardware architecture for list successive cancellation polar decoder

Low complexity list successive cancellation decoding of polar codes

A Low-Latency List Successive-Cancellation Decoding Implementation for Polar Codes

A stage-reduced low-latency successive cancellation decoder for polar codes

Efficient stochastic list successive cancellation decoder for polar codes

Similar Documents

Efficient adaptive list successive cancellation decoder for polar codes

A new multiple folded successive cancellation decoder for polar codes

Symbol-based successive cancellation list decoder for polar codes

1list decoding of polar codes.

Design of low area list successive cancellation decoder for polar codes

Hardware architecture for list successive cancellation polar decoder

Low complexity list successive cancellation decoding of polar codes

A Low-Latency List Successive-Cancellation Decoding Implementation for Polar Codes

A stage-reduced low-latency successive cancellation decoder for polar codes

Efficient stochastic list successive cancellation decoder for polar codes