NDLI: Fast structured sparse unary matrix operations on dense systolic arrays

Content Provider	IEEE Xplore Digital Library
Author	Barbir, A.O. Aravena, J.L. Arfaoui, K.
Copyright Year	1991
Description	Author affiliation: Comput. Sci., Western Carolina Univ., Cullowhee, NC, USA (Barbir, A.O.)
Abstract	The authors present a systematic method for increasing the efficiency of a class of systolic arrays implementing unary matrix operations. The proposed technique is primarily an analysis tool that has important applications in the design of computing structures with reduced computational complexity. The method uses the concept of a timing graph to display the evolution of computations as a function of the compute cycle. In an extension of previous results the concept of timing graph decoupling is introduced as a procedure to determine structured sparsity patterns that can be executed more efficiently in a dense array. The technique is applied to LU and QR decomposition arrays.
Starting Page	44
Ending Page	48
File Size	383403
Page Count	5
File Format	PDF
ISBN	0818624701
ISSN	10586393
DOI	10.1109/ACSSC.1991.186411
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1991-11-04
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Sparse matrices Systolic arrays Timing Computer displays Application software Concurrent computing Design methodology Matrix decomposition Computer science Very large scale integration
Content Type	Text
Resource Type	Article
Subject	Signal Processing Computer Networks and Communications

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

MSS: message-based systolic structures for real-time signal processing applications

A systolic VLSI architecture for complex SVD

Fast matrix-multiplication algorithms on message-based systolic arrays

Systolic arrays for DFT computation-design and evaluation

Complexity and performance of computational arrays

Synthesis of heterogeneous systolic arrays

VHDL Code Automatic Generator for Systolic Arrays

Adaptive Jacobi method for parallel singular value decompositions

High speed implementation of matrix inversion algorithms in orthogonal systolic architectures

Fast structured sparse unary matrix operations on dense systolic arrays

Similar Documents

MSS: message-based systolic structures for real-time signal processing applications

A systolic VLSI architecture for complex SVD

Fast matrix-multiplication algorithms on message-based systolic arrays

Systolic arrays for DFT computation-design and evaluation

Complexity and performance of computational arrays

Synthesis of heterogeneous systolic arrays

VHDL Code Automatic Generator for Systolic Arrays

Adaptive Jacobi method for parallel singular value decompositions

High speed implementation of matrix inversion algorithms in orthogonal systolic architectures

Fast structured sparse unary matrix operations on dense systolic arrays