NDLI: Why we need all these MIPS in future wireless communication systems-and how to design algorithms and architecture for these systems

Content Provider	IEEE Xplore Digital Library
Author	Meyr, H.
Copyright Year	2001
Description	Author affiliation: Inst. for Integrated Signal Process. Syst., Aachen Univ. of Technol., Germany (Meyr, H.)
Abstract	Summary form only given. Advanced communication systems obey a generalized Moore's law. Not only does hardware complexity double every 18 months, but also the other performance indicators such as program size or memory content-increase by a factor of two in a period of one and a half and three years, to mention two examples. The drawing force behind this growth is the algorithmic complexity which is needed to design communication systems operating close to the information theoretic limits: near optimum system performance is bound to exponentially increasing algorithmic complexity. Stated differently, the usefulness for the user only grows logarithmically with complexity. Basically, this logarithmic complexity provides the rational for the continued growth of the semiconductor industry. Advanced communication systems will be implemented as reconfigurable, heterogeneous multiprocessor platforms. This hypothesis is based on the fundamental trade-off between computational efficiency (MOPS/mW) and flexibility. While programmable devices (processors or DSPs) have the highest degree of flexibility, they have at least a two to three orders of magnitude smaller computational efficiency than the intrinsic computational efficiency (ICE) of fixed architectures. Hence, since power is the limiting factor, the SOCs of the future will carefully match algorithm with architecture to achieve an optimum. ("just as much flexibility as needed"). These SOC's will, therefore, become application specific platforms.
Sponsorship	IEEE Signal Process. Soc.
File Size	69067
File Format	PDF
ISBN	0780371453
ISSN	15206130
DOI	10.1109/SIPS.2001.957323
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-09-26
Publisher Place	Belgium
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Wireless communication Communication systems Computational efficiency Computer architecture Moore's Law Hardware Algorithm design and analysis System performance Electronics industry Digital signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in