NDLI: Thermal performance of flip chip ball grid array packages

Content Provider	IEEE Xplore Digital Library
Author	Joiner, B. Montes de Oca, T.
Copyright Year	2002
Description	Author affiliation: Motorola Inc., Austin, TX, USA (Joiner, B.)
Abstract	As processor speeds have increased, flip chip packages are frequently used because of the improved electrical performance than can be achieved with an array of very short, low inductance bumps used for power and ground. Both ceramic (FC-CBGA) and plastic laminate (FC-PBGA) substrates are commonly used for the packages. Historically, the ceramic substrate FC-CBGA packages offer improved electrical performance because of the ability to design with a large number of layers in the packages and small vias permitting effective power and ground planes. Unfortunately, the ceramic substrate packages are perceived to have limited usefulness in applications where solder joint fatigue is considered to be a limiting factor. The plastic laminate FC-PBGA packages have much better solder joint lifetime, but the question of the difference in thermal performance between the two styles of packages must be addressed. This paper compares the thermal performance of 360 ball 25/spl times/25 mm package. The junction to case thermal resistance with the bare die is identical between the two packages; hence, the thermal performance with a heat sink is very similar.
Starting Page	50
Ending Page	56
File Size	820409
Page Count	7
File Format	PDF
ISBN	0780373278
ISSN	10652221
DOI	10.1109/STHERM.2002.991345
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-03-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flip chip Electronics packaging Ceramics Plastic packaging Thermal resistance Laminates Soldering Inductance Fatigue Resistance heating
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in