NDLI: An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD

Content Provider	IEEE Xplore Digital Library
Author	Nakahara, H. Sasao, T. Nakanishi, H. Iwai, K.
Copyright Year	2015
Description	Author affiliation: Kagoshima Univ., Kagoshima, Japan (Nakanishi, H.) \|\| Ehime Univ., Matsuyama, Japan (Nakahara, H.) \|\| Nobeyama Radio Obs., Nagano, Japan (Iwai, K.) \|\| Meiji Univ., Kawasaki, Japan (Sasao, T.)
Abstract	This paper proposes an FFT circuit based on a residue number system (RNS) using LUT cascades. To reduce the number of look-up tables (LUTs) in an FPGA, we used two techniques. The first one is the functional decomposition of multipliers using RNS. The second one is the increase of the dynamic range stage by stage. The circuit requires the RNS2RNS converter which converts a small dynamic range to a large dynamic range. To compactly realize the RNS2RNS converter, we decompose it into an RNS2Binary converter and a Binary2RNS converter. Although the Binary2RNS converter can be realized by an LUT cascade based on a multi-terminal multi-valued decision diagram (MTMDD), the RNS2Binary converter tend to be large for the conventional circuit. Thus, we introduce an LUT cascade based on a modulo edge-valued multi-valued decision diagram (mod-EVMDD). The mod-EVMDD is a new type of a decision diagram that efficiently represents the RNS2Binary converter. We implemented the proposed RNS FFT on the Xilinx Corp. Virtex 6 FPGA. Compared with the conventional binary FFT implementation, although the number of block RAMs (BRAMs) increased by 11.1-25.0%, the number of LUTs decreased by 44.2-52.2% and the maximum clock frequency increased by 9.3-41.7%. With this technique, we successfully implemented a required FFT on an available FPGA, since the excessive number of LUTs was the bottleneck of the binary FFT.
Starting Page	97
Ending Page	102
File Size	303618
Page Count	6
File Format	PDF
ISBN	9781479917778
ISSN	0195623X
DOI	10.1109/ISMVL.2015.41
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-05-18
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Table lookup Memory management Field programmable gate arrays Dynamic range Discrete Fourier transforms Fast Fourier transforms Pipelines MDD FFT FPGA RNS LUT Cascade Multi-valued Decision Diagram
Content Type	Text
Resource Type	Article
Subject	Mathematics Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An Update Method for a CAM Emulator Using an LUT Cascade Based on an EVMDD (K)

FPGA-based structures for on-line FFT and DCT

High-throughput programmable systolic array FFT architecture and FPGA implementations

A Digit Reversal Circuit for the Variable-Length Radix-4 FFT

FPGA Implementation of High Speed FFT Algorithm Based on Split-Radix

Analysis of twiddle factor memory complexity of $radix-2^{i}$ pipelined FFTs

Soft-core stream processing on FPGA: An FFT case study

Notice of Violation of IEEE Publication PrinciplesEfficient FPGA-mapping of 1024 point FFT Pipeline SDF Processor

FPGA implementation of Fast Fourier Transform

An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD

Similar Documents

An Update Method for a CAM Emulator Using an LUT Cascade Based on an EVMDD (K)

FPGA-based structures for on-line FFT and DCT

High-throughput programmable systolic array FFT architecture and FPGA implementations

A Digit Reversal Circuit for the Variable-Length Radix-4 FFT

FPGA Implementation of High Speed FFT Algorithm Based on Split-Radix

Analysis of twiddle factor memory complexity of $radix-2^{i}$ pipelined FFTs

Soft-core stream processing on FPGA: An FFT case study

Notice of Violation of IEEE Publication PrinciplesEfficient FPGA-mapping of 1024 point FFT Pipeline SDF Processor

FPGA implementation of Fast Fourier Transform

An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMDD