NDLI: Standard Interfaces for FPGA Components

Content Provider	IEEE Xplore Digital Library
Author	Noseworthy, Joshua Kulp, James
Copyright Year	2007
Description	Author affiliation: Mercury Computer Systems, Inc., Chelmsford, MA (Noseworthy, Joshua; Kulp, James)
Abstract	In response to myriad of communication standards currently available, radio designers are architecting software defined radio (SDR) systems that have the ability to support any present and future waveform specifications. Such systems facilitate the integration of new waveform components by offering standardized interfaces to which waveform components connect. These standardized interfaces provide a mechanism through which any waveform component can be inserted into any radio so long as the same standard interface is supported at the point of connection The Software Communications Architecture (SCA) specifies standard interfaces for the interconnection and control of waveform components executing within a SDR. While the model set forth by the SCA works well for devices such as general-purpose processors (GPPs), it can be terribly inefficient for specialized hardware devices such as digital signal processors (DSPs) and field programmable gate arrays (FPGAs). As a result of the SCA failing to address the concerns surrounding the use of FPGAs in SCA-compliant systems, many designers have been forced into architecting their own solutions. A common thread in many of these solutions is the use of on-chip interfaces, such as the Open Core Protocol (OCP). This paper highlights several of the benefits that accompany the use of OCP as the mechanism that enables FPGA-based waveform component to interact in a standard and well-defined manner. This benefit includes the decoupling of component and container design, increased reliability and portability, faster time to market and better verification.
Starting Page	1
Ending Page	5
File Size	366244
Page Count	5
File Format	PDF
ISBN	9781424415120
DOI	10.1109/MILCOM.2007.4455287
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Communication standards Software standards Software design Software radio Computer architecture Radio control Communication system control Hardware Digital signal processors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in