NDLI: Parallelization of tree-to-TLV serialization

Content Provider	IEEE Xplore Digital Library
Author	Nakayama, Makoto Yamazaki, Kenichi Tanaka, Satoshi Kasahara, Hironori
Copyright Year	2014
Description	Author affiliation: College of Engineering and Design, Shibaura Institute of Technology, Japan (Yamazaki, Kenichi) \|\| Research Laboratories, NTT DOCOMO, INC., Japan (Nakayama, Makoto; Tanaka, Satoshi) \|\| Department of Computer Science and Engineering, Waseda University, Japan (Kasahara, Hironori)
Abstract	A serializer/deserializer (SerDe) is necessary to serialize a data object into a byte array and to deserialize in reverse direction. A SerDe that is used worldwide and runs quickly is the Protocol Buffer (ProtoBuf), which serializes a tree-structured data object into the Type-Length-Value (TLV) format. Acceleration of SerDe processing is beneficial because SerDes are used in various fields. This paper proposes a new method that accelerates the tree-to-TLV serialization through 2-way parallel processing called “parallelized serialization” and “parallelization with streaming”. Experimental results show that parallelized serialization with 4 worker threads achieves a 1.97 fold shorter serialization time than when using a single worker thread, and the combination of 2-way parallel processing achieves a 2.11 fold shorter output time than that for ProtoBuf when 4 worker threads, FileOutputStream and trees of 10,080 container nodes are used.
Starting Page	1
Ending Page	8
File Size	491526
Page Count	8
File Format	PDF
ISBN	9781479975754
DOI	10.1109/PCCC.2014.7017059
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arrays Containers Instruction sets Acceleration Parallel processing Context Libraries Parallel Processing Serialization Multi-Core
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pre-computing Function Results in Multi-Core and Many-Core Processors

A library for parallel programming with multi-core computer

Reducing lock contention on multi-core platforms

SAH Based KD Tree Construction on Hybrid Architecture

Parallel Execution of AES-CTR Algorithm Using Extended Block Size

EASEA parallelization of tree-based Genetic Programming

Thread-Level Value Speculation for Image-Processing Applications

Parallelization and Optimization of Molecular Dynamics Simulation on Many Integrated Core

Computational Comparison of Some Multi-core Programming Tools for Basic Matrix Computations

Parallelization of tree-to-TLV serialization

Similar Documents

Pre-computing Function Results in Multi-Core and Many-Core Processors

A library for parallel programming with multi-core computer

Reducing lock contention on multi-core platforms

SAH Based KD Tree Construction on Hybrid Architecture

Parallel Execution of AES-CTR Algorithm Using Extended Block Size

EASEA parallelization of tree-based Genetic Programming

Thread-Level Value Speculation for Image-Processing Applications

Parallelization and Optimization of Molecular Dynamics Simulation on Many Integrated Core

Computational Comparison of Some Multi-core Programming Tools for Basic Matrix Computations

Parallelization of tree-to-TLV serialization