NDLI: Performance enhancement in shared-memory multiprocessors using dynamically classified sharing information

Content Provider	IEEE Xplore Digital Library
Author	Ferdous, Nilufar Lee, Byeong Kil John, Eugene
Copyright Year	2014
Description	Author affiliation: Dept. Electrical & Computer Eng. University of Texas San Antonio, San Antonio, USA (Ferdous, Nilufar) \|\| Samsung Research, Samsung, Seoul, Korea (Lee, Byeong Kil) \|\| Dept. of Electrical & Computer Eng., University of Texas San Antonio, San Antonio, USA (John, Eugene)
Abstract	Advances in process technology has enabled the integration of many cores on a single die. The advent of many core systems has led to a commensurate increase in cache coherence complexity. As a solution to this problem, researches have proposed directory based protocols, which are scalable alternatives to snoop-based protocols. Although write-invalidation based directory protocols enhance the performance of large-scale multiprocessors, coherence misses are intrinsic impediments in such systems. Write-update protocols were proposed as a means to reduce these coherence misses. However, previous researches have shown that pure write-update protocol is highly undesirable because of the heavy traffic caused by the aggressive updates. In order to remedy these limitations, we propose a performance-aware mechanism which dynamically classifies the sharers of each cache block, either as a weak-sharing-group or an efficient-sharing-group and exploit this dynamic classification as a metric for seamless dynamic adaptation between write-invalidate and write-update strategy on a per block basis. Exploitation of the dynamic adaptation of the protocol, based on the sharing-group speculation, reduces unnecessary accesses to the shared last level cache and hence reduces the traffic caused by coherence misses and directory accesses. Simulation results on a 64-core CMP show that our proposed method can achieve 15 % (average) speedup over the baseline directory-based MOESI cache coherence protocol with PARSEC workloads. Our proposed work also reduces the L1 cache miss rate by 17 %(average). The network traffic caused by directory accesses and L1 read misses are also reduced by 16% and 17% respectively.
Starting Page	1
Ending Page	8
File Size	315457
Page Count	8
File Format	PDF
ISBN	9781479975754
DOI	10.1109/PCCC.2014.7017063
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-12-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Protocols Coherence Time-frequency analysis Telecommunication traffic Multicore processing Bandwidth Equations competent-sharing based speculated update policy Multicore systems cache coherence weak-sharing-group efficient-sharing-group MOESI core locality
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Update-based cache coherence protocols for scalable shared-memory multiprocessors

Analysis of sharing overhead in shared memory multiprocessors

An efficient hybrid cache coherence protocol for shared memory multiprocessors

Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors (2003)

On Reducing False Sharing While Improving Locality on Shared Memory Multiprocessors

Design and Analysis of Update-Based Cache Coherence Protocols for Scalable Shared-Memory Multiprocessors

Direct coherence: bringing together performance and scalability in shared-memory multiprocessors.

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

Cache Coherence Protocols in Shared-Memory Multiprocessors

Performance enhancement in shared-memory multiprocessors using dynamically classified sharing information

Similar Documents

Update-based cache coherence protocols for scalable shared-memory multiprocessors

Analysis of sharing overhead in shared memory multiprocessors

An efficient hybrid cache coherence protocol for shared memory multiprocessors

Assessment of Cache Coherence Protocols in Shared-memory Multiprocessors (2003)

On Reducing False Sharing While Improving Locality on Shared Memory Multiprocessors

Design and Analysis of Update-Based Cache Coherence Protocols for Scalable Shared-Memory Multiprocessors

Direct coherence: bringing together performance and scalability in shared-memory multiprocessors.

An adaptive cache coherence scheme for hierarchical shared-memory multiprocessors

Cache Coherence Protocols in Shared-Memory Multiprocessors

Performance enhancement in shared-memory multiprocessors using dynamically classified sharing information