NDLI: GARNET: A detailed on-chip network model inside a full-system simulator

Content Provider	IEEE Xplore Digital Library
Author	Agarwal, N. Krishna, T. Li-Shiuan Peh Jha, N.K.
Copyright Year	2009
Description	Author affiliation: Department of Electrical Engineering, Princeton University, NJ, 08544, USA (Agarwal, N.; Krishna, T.; Li-Shiuan Peh; Jha, N.K.)
Abstract	Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. The interconnect power was also insignificant compared to the transistor power. With uniprocessor designs providing diminishing returns and the advent of chip multiprocessors (CMPs) in mainstream systems, the on-chip network that connects different processing cores has become a critical part of the design. Transistor miniaturization has led to high global wire delay, and interconnect power comparable to transistor power. CMP design proposals can no longer ignore the interaction between the memory hierarchy and the interconnection network that connects various elements. This necessitates a detailed and accurate interconnection network model within a full-system evaluation framework. Ignoring the interconnect details might lead to inaccurate results when simulating a CMP architecture. It also becomes important to analyze the impact of interconnection network optimization techniques on full system behavior. In this light, we developed a detailed cycle-accurate interconnection network model (GARNET), inside the GEMS full-system simulation framework. GARNET models a classic five-stage pipelined router with virtual channel (VC) flow control. Microarchitectural details, such as flit-level input buffers, routing logic, allocators and the crossbar switch, are modeled. GARNET, along with GEMS, provides a detailed and accurate memory system timing model. To demonstrate the importance and potential impact of GARNET, we evaluate a shared and private L2 CMP with a realistic state-of-the-art interconnection network against the original GEMS simple network. The objective of the evaluation was to figure out which configuration is better for a particular workload. We show that not modeling the interconnect in detail might lead to an incorrect outcome. We also evaluate Express Virtual Channels (EVCs), an on-chip network flow control proposal, in a full-system fashion. We show that in improving on-chip network latency-throughput, EVCs do lead to better overall system runtime, however, the impact varies widely across applications.
Starting Page	33
Ending Page	42
File Size	435856
Page Count	10
File Format	PDF
ISBN	9781424441846
DOI	10.1109/ISPASS.2009.4919636
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-26
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Garnets Network-on-a-chip Multiprocessor interconnection networks Power system interconnection System-on-a-chip Proposals Switches Computational modeling Microprocessors Wire
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

GARNET: a detailed onchip network model inside a full-system simulator

TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers

Orion: a power-performance simulator for interconnection networks

A system-level perspective for efficient NoC design

A power model for routers: modeling Alpha 21364 and InfiniBand routers

A power and performance model for network-on-chip architectures

Self-related traces: An alternative to full-system simulation for NoCs

A parameterized NoC simulator using OMNet++

Self-Correction Trace Model: A Full-System Simulator for Optical Network-on-Chip

GARNET: A detailed on-chip network model inside a full-system simulator

Similar Documents

GARNET: a detailed onchip network model inside a full-system simulator

TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers

Orion: a power-performance simulator for interconnection networks

A system-level perspective for efficient NoC design

A power model for routers: modeling Alpha 21364 and InfiniBand routers

A power and performance model for network-on-chip architectures

Self-related traces: An alternative to full-system simulation for NoCs

A parameterized NoC simulator using OMNet++

Self-Correction Trace Model: A Full-System Simulator for Optical Network-on-Chip

GARNET: A detailed on-chip network model inside a full-system simulator