NDLI: PS-cache: an energy-efficient cache design for chip multiprocessors

Content Provider	IEEE Xplore Digital Library
Author	Youngjoon Jo Goldfarb, M. Kulkarni, M.
Copyright Year	2013
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Youngjoon Jo; Goldfarb, M.; Kulkarni, M.)
Abstract	Repeated tree traversals are ubiquitous in many domains such as scientific simulation, data mining and graphics. Modern commodity processors support SIMD instructions, and using these instructions to process multiple traversals at once has the potential to provide substantial performance improvements. Unfortunately these algorithms often feature highly diverging traversals which inhibit efficient SIMD utilization, to the point that other, less profitable sources of vectorization must be exploited instead. Previous work has proposed traversal splicing, a locality transformation for tree traversals, which dynamically reorders traversals based on previous behavior, based on the insight that traversals which have behaved similarly so far are likely to behave similarly in the future. In this work, we cast this dynamic reordering as a scheduling for efficient SIMD execution, and show that it can dramatically improve the SIMD utilization of diverging traversals, close to ideal utilization. For five irregular tree traversal algorithms, our techniques are able to deliver speedups of 2.78 on average over baseline implementations. Furthermore our techniques can effectively SIMDize algorithms that prior, manual vectorization attempts could not.
Starting Page	407
Ending Page	408
File Size	4432675
Page Count	2
File Format	PDF
ISBN	9781479910182
ISSN	1089795X
e-ISBN	9781479910212
DOI	10.1109/PACT.2013.6618832
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-07
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Splicing Schedules Photonics Sorting Context Heuristic algorithms Scheduling shared associativity cmp energy consumption l1 cache private
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

PS-cache: an energy-efficient cache design for chip multiprocessors

PS-cache: An energy-efficient cache design for chip multiprocessors

PS-Cache: an energy-efficient cache design for chip multiprocessors

The Complexity of Optimal Job Co-Scheduling on Chip Multiprocessors and Heuristics-Based Solutions

Future of multiprocessors: Heterogeneous Chip Multiprocessors

An adaptive migration–replication scheme (AMR) for shared cache in chip multiprocessors

Utilizing shared data in chip multiprocessors with the nahalal architecture.

Fundamental parallel algorithms for private-cache chip multiprocessors

A Partition-Merge Based Cache-Conscious Parallel Sorting Algorithm for CMP with Shared Cache

PS-cache: an energy-efficient cache design for chip multiprocessors

Similar Documents

PS-cache: an energy-efficient cache design for chip multiprocessors

PS-cache: An energy-efficient cache design for chip multiprocessors

PS-Cache: an energy-efficient cache design for chip multiprocessors

The Complexity of Optimal Job Co-Scheduling on Chip Multiprocessors and Heuristics-Based Solutions

Future of multiprocessors: Heterogeneous Chip Multiprocessors

An adaptive migration–replication scheme (AMR) for shared cache in chip multiprocessors

Utilizing shared data in chip multiprocessors with the nahalal architecture.

Fundamental parallel algorithms for private-cache chip multiprocessors

A Partition-Merge Based Cache-Conscious Parallel Sorting Algorithm for CMP with Shared Cache

PS-cache: an energy-efficient cache design for chip multiprocessors