NDLI: A unified modulo scheduling and register allocation technique for clustered processors

Content Provider	IEEE Xplore Digital Library
Author	Codina, J.M. Sanchez, J. Gonzalez, A.
Copyright Year	2001
Description	Author affiliation: Dept. d'Arquitectura de Computadors, Univ. Politecnica de Catalunya, Barcelona, Spain (Codina, J.M.)
Abstract	This work presents a modulo scheduling framework for clustered ILP processors that integrates the cluster assignment, instruction scheduling and register allocation steps in a single phase. This unified approach is more effective than traditional approaches based on sequentially performing some (or all) of the three steps, since it allows optimizing the global code generation problem instead of searching for optimal solutions to each individual step. Besides, it avoids the iterative nature of traditional approaches, which require repeated applications of the three steps until a valid solution is found. The proposed framework includes a mechanism to insert spill code on-the-fly and heuristics to evaluate the quality of partial schedules considering simultaneously inter-cluster communications, memory pressure and register pressure. Transformations that allow trading pressure on a type of resource for another resource are also included. We show that the proposed technique outperforms previously proposed techniques. For instance, the average speed-up for the SPECfp95 is 36% for a 4-cluster configuration.
Starting Page	175
Ending Page	184
File Size	1122830
Page Count	10
File Format	PDF
ISBN	0769513638
ISSN	1089796X
DOI	10.1109/PACT.2001.953298
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-09-08
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Processor scheduling Registers Delay Job shop scheduling Microarchitecture Computer architecture Frequency Microprocessors VLIW Electronic mail
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Graph-partitioning based instruction scheduling for clustered processors

Hierarchical clustered register file organization for VLIW processors

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Flexible compiler-managed L0 buffers for clustered VLIW processors

Modulo scheduling for a fully-distributed clustered VLIW architecture

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

Heterogeneous Clustered VLIW Microarchitectures

Lifetime holes aware register allocation for clustered VLIW processors

The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures

A unified modulo scheduling and register allocation technique for clustered processors

Similar Documents

Graph-partitioning based instruction scheduling for clustered processors

Hierarchical clustered register file organization for VLIW processors

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Flexible compiler-managed L0 buffers for clustered VLIW processors

Modulo scheduling for a fully-distributed clustered VLIW architecture

Register Allocation by Incremental Graph Colouring for Clustered VLIW Processors

Heterogeneous Clustered VLIW Microarchitectures

Lifetime holes aware register allocation for clustered VLIW processors

The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures

A unified modulo scheduling and register allocation technique for clustered processors