NDLI: Evaluation and modeling of power consumption of a heterogeneous dual-core processor

Content Provider	IEEE Xplore Digital Library
Author	Chun-Hao Hsu Jian Jhen Chen Shiao-Li Tsao
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Sci., Nat. Chiao Tung Univ., Hsinchu (Chun-Hao Hsu; Jian Jhen Chen; Shiao-Li Tsao)
Abstract	Embedded systems such as mobile phones widely adopt heterogeneous dual-core processors to improve the performance and reduce the cost and power consumption. Considering mobile devices that are usually battery-operated, one of the critical issues for such an embedded system is software design which must fully utilize the computation power and minimizes the power consumption. A number of power consumption models were proposed to facilitate designers to evaluate and diagnose the power consumption of the software. Unfortunately, previous studies only investigated single-core processors, but have not yet developed power consumption models for heterogeneous dual-core processors. In this paper, a power consumption model for the dual-core processor based on TI OMAP5912 is proposed for evaluating the power consumption of embedded software. This tool not only estimates the energy consumed by embedded software but also analyzes the energy distributions of the software on each processor core. With the aid of this tool, designers could diagnose the power consumption of dual-core embedded software efficiently and easily.
Starting Page	1
Ending Page	8
File Size	1846518
Page Count	8
File Format	PDF
ISBN	9781424418893
ISSN	15219097
DOI	10.1109/ICPADS.2007.4447711
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-05
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Embedded software Power system modeling Embedded system Mobile handsets Costs Mobile computing Software design Embedded computing Software tools
Content Type	Text
Resource Type	Article
Subject	Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor

Evaluation of application-aware heterogeneous embedded systems for performance and energy consumption

Automatic architecture evaluation for hardware/software codesign

A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs

COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems

Application modeling description language for reconfigurable co-processor computing

Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures

High-level software energy macro-modeling

The Coherent Processor: an associative processor architecture and applications

Evaluation and modeling of power consumption of a heterogeneous dual-core processor

Similar Documents

Arithmetic Operations and Their Energy Consumption in the Nios II Embedded Processor

Evaluation of application-aware heterogeneous embedded systems for performance and energy consumption

Automatic architecture evaluation for hardware/software codesign

A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs

COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems

Application modeling description language for reconfigurable co-processor computing

Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures

High-level software energy macro-modeling

The Coherent Processor: an associative processor architecture and applications

Evaluation and modeling of power consumption of a heterogeneous dual-core processor