NDLI: Schedule Dynamic Multiple Parallel Jobs with Precedence-Constrained Tasks on Heterogeneous Distributed Computing Systems

Content Provider	IEEE Xplore Digital Library
Author	Liangjiao Liu Guoqi Xie Liu Yang Renfa Li
Copyright Year	2015
Description	Author affiliation: Dev. & Reform Comm. of Hunan Province, Changsha, China (Liu Yang) \|\| Coll. of Comput. Sci. & Electron. Eng., Hunan Univ., Changsha, China (Liangjiao Liu; Guoqi Xie; Renfa Li)
Abstract	Computer systems tend to be heterogeneous parallel and distributed computing systems, which are characterized by having various types of computational units interconnected via networks for executing multiple parallel jobs precedence-constrained tasks. Scheduling multiple jobs, which arrive at different instants, on such systems for fastest execution is a well-known NP-hard optimization problem. In order to achieve high-performance of systems, two important factors can be improved. One factor is the heterogeneity. Most algorithms use the upward rank value for ordering tasks and the earliest finish time for assigning processors. These two criteria can be improved to permit creating accurate and efficient schedules in heterogeneous distributed computing systems. Another factor is the fairness, existing algorithms are for static scheduling, and failed to make full use of the fairness in dynamic environments, such that obvious unfairness to longer-makespan jobs or shorter-makespan jobs can be caused. A dynamic multiple parallel jobs scheduling algorithm called F DMHSV (Fairness of Dynamic Multiple Heterogeneous Selection Value) is proposed to address the above problems to achieve high-performance of systems in this paper. Both example and extensive experimental evaluation demonstrate significant improvement of the F_DMHSV algorithm.
Starting Page	130
Ending Page	137
File Size	397296
Page Count	8
File Format	PDF
ISBN	9781467371476
e-ISBN	9781467371483
DOI	10.1109/ISPDC.2015.22
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-29
Publisher Place	Cyprus
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Heuristic algorithms Dynamic scheduling Distributed computing Scheduling algorithms precedence-constrained tasks dynamic fairness heterogeneity multiple parallel jobs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in