NDLI: Intel Architecture and Technology for Future HPC System Building Blocks

Content Provider	IEEE Xplore Digital Library
Author	Gepner, P.
Copyright Year	2015
Abstract	Summary form only given. Intel Corporation developed several new and enhanced technologies bolstering its leadership in high-performance computing.These new products include the future generation Intel Xeon Phi processor, code-named Knights Hill, and new high-speedinterconnect technology Intel Omni-Path Architecture for HPC. We also provide new software releases and collaborative effortsdesigned to make it easier for the HPC community.During the talk we will disclose details of third-generation Intel Xeon Phi product family, code-named Knights Hill, anddiscuss Intel's 10nm process technology and integrated Intel Omni-Path Fabric technology. The new Intel Xeon Phi Knights Hillwill follow the upcoming Knights Landing product. The first commercial systems based on Knights Landing expected to beginshipping end of 2015. Intel Omni-Path Architecture is expected to offer 100 Gbps line speed and up to 56 percent lower switchfabric latency in medium-to-large clusters than InfiniBand alternatives. The Intel Omni-Path Architecture will use a 48 port switchchip to deliver greater port density and system scaling compared to the current 36 port InfiniBand alternatives. It will deliver upto 33 percent more nodes per switch chip and also it is expected to reduce the number of switches required, simplifying systemdesign and reducing infrastructure costs at every scale. We believe that new Intel Xeon Phi processor in conjunction with IntelOmni-Path Architecture provide next generation building blocks for Exascale computing.
Starting Page	5
Ending Page	5
File Size	76284
Page Count	1
File Format	PDF
ISBN	9781467371476
e-ISBN	9781467371483
DOI	10.1109/ISPDC.2015.38
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-29
Publisher Place	Cyprus
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Switches Architecture Ports (Computers) Servers Fabrics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in