NDLI: Design and test of prototype boards for the L1 calorimeter trigger upgrade at the D0 experiment

Content Provider	IEEE Xplore Digital Library
Author	Abolins, M. Calvet, D. Demine, P. Edmunds, D. Laurens, P. Perez, E.
Copyright Year	2004
Description	Author affiliation: Michigan State Univ., East Lansing, MI, USA (Abolins, M.)
Abstract	This paper presents the development and test of some of the electronic boards that have been designed for the upgrade of the L1 calorimeter trigger at the D0 experiment. The analog to digital converter and filter board (ADF) digitizes 32 calorimeter channels, applies digital filtering, and sends data to the next processing stage via 2 Gbit/s links. The board is designed for sustained operation at 7.57 MHz with an end-to-end latency of less than ~1 mus. In order to test the high-speed output links of the ADF board, we made a tester that comprises a custom made channel link receiver card. To connect a prototype ADF board to the D0 detector without disturbing the existing trigger system, we designed a splitter board that duplicates the analog signals from 8 calorimeter channels. The serial command link distribution card (SCLD) is designed to accurately distribute synchronization signals to the 80 ADF boards of the final system. We made single channel versions of the ADF and SCLD boards. These cards run in a simple desktop PC environment and are helpful for tests and collaborative work. We describe the hardware, firmware and software aspects of the various developments and show the operation of the different boards. We present performance measurements made on the prototype ADF board, and explain how we defined the production model of this board.
Starting Page	1971
Ending Page	1975
File Size	1982529
Page Count	5
File Format	PDF
ISBN	0780387007
ISSN	10823654
e-ISBN	0780387015
DOI	10.1109/NSSMIC.2004.1462632
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-10-16
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Prototypes Digital filters Signal design Electronic equipment testing Analog-digital conversion Filtering Delay Detectors Collaborative work Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design and test of prototype boards for the L1 calorimeter trigger upgrade at the D0 experiment

Algorithms and architecture for the L1 calorimeter trigger at D0 run IIb

Test Equipment for DAC's Performance Assessment: Design and Characterization

A prototype BPM electronics module for RHIC

Design of a test equipment for DAC's performance assessment

D0 upgrade muon electronics design

L1 calorimeter trigger upgrade: tau performance

Analog-digital integrated test concerns

Algorithms and architecture for the L1 calorimeter trigger at D0 run IIb

Design and test of prototype boards for the L1 calorimeter trigger upgrade at the D0 experiment

Similar Documents

Design and test of prototype boards for the L1 calorimeter trigger upgrade at the D0 experiment

Algorithms and architecture for the L1 calorimeter trigger at D0 run IIb

Test Equipment for DAC's Performance Assessment: Design and Characterization

A prototype BPM electronics module for RHIC

Design of a test equipment for DAC's performance assessment

D0 upgrade muon electronics design

L1 calorimeter trigger upgrade: tau performance

Analog-digital integrated test concerns

Algorithms and architecture for the L1 calorimeter trigger at D0 run IIb

Design and test of prototype boards for the L1 calorimeter trigger upgrade at the D0 experiment