NDLI: On the performance and limitations of a dual threshold discriminator pixel readout circuit for LHC

Content Provider	IEEE Xplore Digital Library
Author	Einsweiler, K. Joshi, A. Marchesini, R. Pengg, F. Zizka, G.
Copyright Year	1999
Description	Author affiliation: Lawrence Berkeley Nat. Lab., California Univ., Berkeley, CA, USA (Einsweiler, K.)
Abstract	The analog frontend of pixel readout electronics with dual threshold discriminator scheme has been measured extensively to determine the conditions for optimum performance as well as the circuits performance limitations. The preamplifier shows a peaking time of 20 ns without capacitive load, which degrades to only 30 ns with a load of 350 fE The LEVEL-discriminator has an adjustable threshold in the range of 2000 to 6000 e/sup -/ with a variable separation to the TIME-discriminator threshold of 800 to 1600e/sup -/. The circuit allows the full suppression of out-of-time signals under the conditions of 350 fF capacitive load and a total power consumption of 40 /spl mu/W per cell. The untuned threshold dispersion is measured to be 320 e/sup -/ r.m.s., which reduces to 70 e/sup -/ r.m.s, after threshold adjust. The overall noise of the circuit reaches a value of about 200 e/sup -/ r.m.s. With 350 fF capacitive load and 20 nA of parallel current at the preamplifier input. Further measurements characterize the time-over-threshold (TOT) behaviour and the double-pulse resolution of the circuit.
Starting Page	237
Ending Page	243
File Size	507289
Page Count	7
File Format	PDF
ISBN	0780350219
ISSN	10823654
DOI	10.1109/NSSMIC.1998.775137
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-11-08
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large Hadron Collider Circuit testing Readout electronics Preamplifiers Circuit noise Energy consumption Dynamic range Space technology Differential amplifiers Laboratories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in