NDLI: Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

Content Provider	IEEE Xplore Digital Library
Author	Ragel, R.G. Parameswaran, S.
Copyright Year	2006
Abstract	Reliability in embedded processors can be improved by control flow checking and such checking can be conducted using software or hardware. Proposed software-only approaches suffer from significant code size penalties, resulting in poor performance. Proposed hardware-assisted approaches are not scalable and therefore cannot be implemented in real embedded systems. This paper presents a scalable, cost effective and novel fault detection technique, to ensure proper control flow of a program. This technique includes architectural changes to the processor and software modifications. While architectural refinement incorporates additional instructions, the software transformation utilizes these instructions into the program flow. Applications from an embedded systems benchmark suite are used for testing and evaluation. The overheads are compared with the state of the art approach that performs the same error coverage using software-only techniques. Our method has greatly reduced overheads compared to the state of the art. Our approach increased code size by between 3.85-11.2% and reduced performance by just 0.24-1.47% for eight different industry standard applications. The additional hardware (gates) overhead in this approach was just 3.59%. In contrast, the state of the art software- only approach required 50-150% additional code, and reduced performance by 53.5-99.5% when error detection was inserted.
Starting Page	100
Ending Page	105
File Size	227043
Page Count	6
File Format	PDF
ISBN	1595933700
DOI	10.1145/1176254.1176280
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-22
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Application software Computer errors Australia Software performance Runtime Computer crashes Monitoring Embedded software Embedded system reliable processors control flow checking embedded processor reliability hardware/software technique micro-instruction routines preemptive fault detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

A hybrid hardware--software technique to improve reliability in embedded processors

Hardware Assisted Pre-emptive Control Flow Checking for Embedded Processors to improve Reliability ABSTRACT

Hardware Assisted Pre-emptive Control Flow Checking for Embedded Processors to (2006)

Hybrid Control-Flow Checking with On-Line Statistics

Feature Specific Control Flow Checking in COTS-Based Embedded Systems

Fine-grained timing and control flow error checking for hard real-time task execution

A Survey of Microarchitecture Support for Embedded Processor Security

Effective compilation support for Variable Instruction Set Architecture

Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

Similar Documents

Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability

A hybrid hardware--software technique to improve reliability in embedded processors

Hardware Assisted Pre-emptive Control Flow Checking for Embedded Processors to improve Reliability ABSTRACT

Hardware Assisted Pre-emptive Control Flow Checking for Embedded Processors to (2006)

Hybrid Control-Flow Checking with On-Line Statistics

Feature Specific Control Flow Checking in COTS-Based Embedded Systems

Fine-grained timing and control flow error checking for hard real-time task execution

A Survey of Microarchitecture Support for Embedded Processor Security

Effective compilation support for Variable Instruction Set Architecture

Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability