NDLI: OPNp1-6: UTC based Controller for Scalable Time Driven Switching

Content Provider	IEEE Xplore Digital Library
Author	Agrawal, D. Corra, M. Viet-Thang Nguyen Ofek, Y.
Copyright Year	2006
Description	Author affiliation: Dept. of Inf. & Commun. Technol., Univ. of Trento, Trento (Agrawal, D.; Ofek, Y.)
Abstract	As data traffic on the Internet continues to grow exponentially, there is a real need to solve the switch bottleneck by developing ultra-scalable switching fabrics and their control. Although in recent years there have been a lot of efforts to solve the switching fabric scalability problem, in the optical domain, the proposed solutions have been (very) expensive, (very) complex and (much) larger than electronic switching fabric alternatives. In order to increase scalability a coordinated universal time (UTC) based time-driven switching (TDS) is proposed. This novel low-complexity switching architecture capitalizes on the ubiquitous of UTC from GPS and Galileo. This work focuses on UTC-based FPGA (field programmable gate- array) controller that was implemented for controlling the TDS switch prototype at the University of Trento, Italy. The switch controller facilitate dynamic configuration of ultra scalable switch. The prototype is implemented using off-the-shelf components. TDS architecture is especially suitable to support high capacity streaming media applications over the Internet.
Starting Page	1
Ending Page	5
File Size	2180080
Page Count	5
File Format	PDF
ISBN	1424403561
ISSN	1930529X
DOI	10.1109/GLOCOM.2006.417
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Field programmable gate arrays Prototypes Fabrics Optical packet switching Internet Streaming media Quality of service Telecommunication control Optical control
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TrueWay: a highly scalable multi-plane multi-stage buffered packet switch

Demonstration of an FPGA controller for guaranteed-rate optical packet switching

Scalable Switching Testbed not "Stopping" the Serial Bit Stream

An FPGA controller for deterministic guaranteed-rate optical packet switching

A high-speed reconfigurable architecture for heterogeneous multimodal packet traffic generation

The OSMOSIS optical packet switch for supercomputers

Combining sdm-based circuit switching with packet switching in a NoC for real-time applications

Multipath packet switch using packet bundling

A Scalable Frame-based Multi-Crosspoint Packet Switching Architecture

OPNp1-6: UTC based Controller for Scalable Time Driven Switching

Similar Documents

TrueWay: a highly scalable multi-plane multi-stage buffered packet switch

Demonstration of an FPGA controller for guaranteed-rate optical packet switching

Scalable Switching Testbed not "Stopping" the Serial Bit Stream

An FPGA controller for deterministic guaranteed-rate optical packet switching

A high-speed reconfigurable architecture for heterogeneous multimodal packet traffic generation

The OSMOSIS optical packet switch for supercomputers

Combining sdm-based circuit switching with packet switching in a NoC for real-time applications

Multipath packet switch using packet bundling

A Scalable Frame-based Multi-Crosspoint Packet Switching Architecture

OPNp1-6: UTC based Controller for Scalable Time Driven Switching