NDLI: TrueWay: a highly scalable multi-plane multi-stage buffered packet switch

Content Provider	IEEE Xplore Digital Library
Author	Chao, H.J. Jinsoo Park Artan, S. Shi Jiang Guansong Zhang
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Polytech. Univ. Brooklyn, NY, USA (Chao, H.J.; Jinsoo Park; Artan, S.; Shi Jiang)
Abstract	Packet switches have been extensively studied during the last two decades. Most commercially available packet switches have a single path between input and output ports, which limits the scalability of the switch. In order to accommodate the exponentially increasing demand of Internet traffic, we propose an ultra scalable multi-path switch architecture, called TrueWay, a multi-plane multi-stage buffered switch. Packets are delivered between the stages of switch modules with link-to-link flow control to avoid overflowing the next-stage's buffers. Schemes such as back-pressure, credit-based and our proposed DQ scheme are discussed. One of the challenging issues of multi-path buffered switch is the maintenance of packet orders that can be resolved by appropriate port-to-port flow control. Schemes such as static hashing, time-stamp-based re-sequencing, dynamic hashing, and window-based re-sequencing, are considered. We show by simulation that the TrueWay switch with a speed up of 1.6 is able to perform nearly as well as the output buffered switch under most interested traffic distributions. A small-scale prototyped switch fabric has been built on a 16-card chassis with high-speed SerDes interconnections at the backplane (with 640 Gbps capacity), and with FPGA chips on each card to reconfigure the switch to test various stage-to-stage and port-to-port flow control schemes. With today's ASIC technology, e.g., 64/spl times/64 switch chip with SerDes interfaces and VCSEL (vertical cavity surface emitting laser) optical interconnections, the TrueWay switch can scale up to 40 Tbps.
Starting Page	246
Ending Page	253
File Size	1883660
Page Count	8
File Format	PDF
ISBN	0780389247
DOI	10.1109/HPSR.2005.1503232
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-05-12
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Packet switching Optical switches Vertical cavity surface emitting lasers Scalability Internet Traffic control Prototypes Fabrics Backplanes Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in