NDLI: Automated design technique for constant-gm rail-to-rail for OTA input stage

Content Provider	IEEE Xplore Digital Library
Author	Mohamed, A.R. Ibrahim, M.F. Farag, F.
Copyright Year	2012
Description	Author affiliation: Electron. & Commun. Dept., Zagazig Univ., Zagazig, Egypt (Mohamed, A.R.; Ibrahim, M.F.; Farag, F.)
Abstract	This paper presents a novel technique for an automated design to produce a constant transconductance $(g_{m}).$ This constant $g_{m}$ is valide over the entire common-mode input range for input stage of Low Voltage (LV) operational transconductance amplifier (OTA) based on DC level shifter. The issue lies at the input sage so, this automated design technique is created to rail-to-rail input stage of OTA. The key parameter is the bias current in DC level shifter $(I_{sh}).$ The proposed technique is responsible for finding the optimal $I_{sh}$ to obtain minimum variation on the $g_{m}$ of the OTA input stage. This technique is based on a script written on Linux, operating system, to be connected to the BSIM MOST model and netlist of the desired topology. Utility of the physics-based $g_{m}/I_{D}$ characteristics, this technique is more suitable for short channel transistors in submicron processes. This work allows the design problem to be cast as a program. So, it offers an efficient, reliable, and fast way to implement high-performance of analog integrated circuits. The results demonstrate that $g_{m}$ variation can be restricted within ±1.25 %. The circuit is simulated in IBM 0.13μ CMOS technology with a single power supply 1.5-V.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	1
Ending Page	4
File Size	811457
Page Count	4
File Format	PDF
ISBN	9781467352895
e-ISBN	9781467352925
DOI	10.1109/ICM.2012.6471440
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-16
Publisher Place	Algeria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS integrated circuits Transconductance Rail to rail amplifiers Operational amplifiers Low voltage Transistors gm /ID characteristics Constant transconductance gm Rail-to-rail input stage DC level shifter LV
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in