NDLI: Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM

Content Provider	IEEE Xplore Digital Library
Author	Mohammad, B. Dadabhoy, P. Lin, K. Bassett, P.
Copyright Year	2012
Description	Author affiliation: Qualcomm Incorporated, Austin Tx, USA (Dadabhoy, P.; Lin, K.; Bassett, P.) \|\| Khalifa University of Science, Technology and Research, Abu Dhabi UAE (Mohammad, B.)
Abstract	Increased process variation and reduced operating voltage present two of the main challenges in using sense amplifiers for small geometry bulk CMOS process technology. This fact coupled with the need to increase on-chip memory to reduce traffic on the bus and increase performance creates the need for a robust and reliable sense amplifier - a differentiating factor in memory area, power, and speed. We present a detailed study of the Voltage Latched Sense Amplifier (VLSA) and the Current Latched Sense Amplifier (CLSA) design in 28nm industry standard process technology [1][2]. We present results on how the two sense amplifier behave for the two design topology for low power (LP) process technology optimized for mobile low leakage application and the second one is high performance High Performance (HP) applications. Detailed Spice simulation with statistical models and Monte Carlo simulations is utilized to compare the two designs for active power, leakage power, speed, and area. Our study shows that VLSA performs better than CLSA - being 67% faster, 35% smaller area, and similar active power for the LP. The VLSA also performed better than the CLSA is the HP technology as well. The sensitivity to temperature for the LP technology node was more at high voltage but for the HP process the lower voltage perform worse.
Starting Page	1
Ending Page	6
File Size	1096869
Page Count	6
File Format	PDF
ISBN	9781467352895
e-ISBN	9781467352925
DOI	10.1109/ICM.2012.6471396
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-16
Publisher Place	Algeria
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transistors Arrays Topology Voltage measurement Sensitivity Inverters Random access memory SRAM Array Cache memory sense amplifier small signal array
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comparative study on 8T SRAM with different type of sense amplifier

Analysis of new current mode sense amplifier

Design of high speed Sense Amplifier for SRAM

A SRAM cell array with adaptive leakage reduction scheme for data retention in 28nm high-k metal-gate CMOS

A wide band voltage mode sense amplifier receiver for high speed interconnects

Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM

Joint impact of random variations and RTN on dynamic writeability in 28nm bulk and FDSOI SRAM

A reconfigurable sense amplifier with 3X offset reduction in 28nm FDSOI CMOS

Power consumption reduction for configuration SRAM of field programmable gate arrays

Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM

Similar Documents

Comparative study on 8T SRAM with different type of sense amplifier

Analysis of new current mode sense amplifier

Design of high speed Sense Amplifier for SRAM

A SRAM cell array with adaptive leakage reduction scheme for data retention in 28nm high-k metal-gate CMOS

A wide band voltage mode sense amplifier receiver for high speed interconnects

Design and Sensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power SRAM

Joint impact of random variations and RTN on dynamic writeability in 28nm bulk and FDSOI SRAM

A reconfigurable sense amplifier with 3X offset reduction in 28nm FDSOI CMOS

Power consumption reduction for configuration SRAM of field programmable gate arrays

Comparative study of current mode and voltage mode sense amplifier used for 28nm SRAM