NDLI: FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment

Content Provider	IEEE Xplore Digital Library
Author	Ding-Ming Kwai Yung-Fa Chou Meng-Fan Chang Su-Meng Yang Ding-Sheng Chen Min-Chung Hsu Yu-Zhen Liao Shiao-Yi Lin Yu-Ling Sung Chia-Hsin Lee Hsin-Kun Hsu
Copyright Year	2006
Description	Author affiliation: Intellectual Property Libr. Co., Hsinchu (Ding-Ming Kwai; Yung-Fa Chou; Meng-Fan Chang; Su-Meng Yang; Ding-Sheng Chen; Min-Chung Hsu; Yu-Zhen Liao; Shiao-Yi Lin; Yu-Ling Sung; Chia-Hsin Lee; Hsin-Kun Hsu)
Abstract	We present a ROM compiler programmable from via 1 to via n - 2, where n is the number of metal layers. The layer on which the code via is landed can be selected by the user. With the coding being able to take place as close to the topmost metal as possible, the turnaround time for a revision is shortened. In this paper, we discuss the array assembly scheme and its impacts on the design considerations by the choice of strapping period
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council
Starting Page	28
Ending Page	33
File Size	434999
Page Count	6
File Format	PDF
ISBN	0769525725
ISSN	10874852
DOI	10.1109/MTDT.2006.14
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-08-02
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Read only memory Program processors Assembly Application specific integrated circuits Logic circuits CMOS process Intellectual property Libraries Design engineering Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Flexivia – rom compiler programmable on different via layers based on top metal assignment.

BiCMOS submicron compiler memories

Via-programmable read-only memory design for full code coverage using a dynamic bit-line shielding technique

Design of Small Area and Low Power Consumption Mask ROM

A 9GHz 320×80bit Low Leakage Microcode Read Only Memory in 65nm CMOS

A high performance modular embedded ROM architecture

The Evolution Of Programmable Logic

Datapath implementation: bit-slice structure versus standard cells

Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells

FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment

Similar Documents

Flexivia – rom compiler programmable on different via layers based on top metal assignment.

BiCMOS submicron compiler memories

Via-programmable read-only memory design for full code coverage using a dynamic bit-line shielding technique

Design of Small Area and Low Power Consumption Mask ROM

A 9GHz 320×80bit Low Leakage Microcode Read Only Memory in 65nm CMOS

A high performance modular embedded ROM architecture

The Evolution Of Programmable Logic

Datapath implementation: bit-slice structure versus standard cells

Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells

FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment